数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STE10A 数据表(PDF) 9 Page - STMicroelectronics

部件名 STE10A
功能描述  PCI 10/100 Ethernet controller with integrated PHY (3.3V)
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STE10A 数据表(HTML) 9 Page - STMicroelectronics

Back Button STE10A Datasheet HTML 5Page - STMicroelectronics STE10A Datasheet HTML 6Page - STMicroelectronics STE10A Datasheet HTML 7Page - STMicroelectronics STE10A Datasheet HTML 8Page - STMicroelectronics STE10A Datasheet HTML 9Page - STMicroelectronics STE10A Datasheet HTML 10Page - STMicroelectronics STE10A Datasheet HTML 11Page - STMicroelectronics STE10A Datasheet HTML 12Page - STMicroelectronics STE10A Datasheet HTML 13Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 82 page
background image
STE10/100A
Pin description
9/82
3
17
28
42
C-BEB3
C-BEB2
C-BEB1
C-BEB0
I/O
Bus command and byte enable
4
IDSEL
I
Initialization device select. This signal is asserted when the
host issues configuration cycles to the STE10/100A.
18
FRAME#
I/O
Asserted by PCI bus master during bus tenure
20
IRDY#
I/O
Master device is ready to begin data transaction
21
TRDY#
I/O
Target device is ready to begin data transaction
22
DEVSEL#
I/O
Device select. Indicates that a PCI target device address has
been decoded
23
STOP#
I/O
PCI target device request to the PCI master to stop the
current transaction
24
PERR#
I/O
Data parity error detected, driven by the device receiving
data
25
SERR#
O/D
Address parity error
26
PAR
I/O
Parity. Even parity computed for AD[31:0] and C/BE[3:0];
master drives PAR for address and write data phase, target
drives PAR for read data phase.
Boot ROM/EEPROM interface
56~59
61~66
80~86
87
BrA0~3
BrA4~9
BrA10~15
BrA16/
LED M2 -
Fd/Col
I/O
ROM data bus
Provides up to 128Kbit EPROM or flash-ROM application
space.
This pin can be programmed as mode 2 LED display for full
duplex or collision status. It will be driven (LED on)
continually when a full duplex configuration is detected, or it
will be driven at a 20 Hz blinking frequency when a collision
status is detected in the half duplex configuration.
67~71
72
73
74
BrD0~4
BrD5/EDO
BrD6/EDI
BrD7/ECK
O
O/I
O/O
O/O
BootROM data bus (0~7)
EDO: Data output of serial EEPROM, data input to
STE10/100A
EDI: Data input to serial EEPROM, data output from
STE10/100A
ECK: Clock input to serial EEPROM, sourced by
STE10/100A
76
EECS
O
Chip select of serial EEPROM
77
BrCS#
O
BootROM chip select
78
BrOE#
O
BootROM read output enable for flash ROM application
79
BrWE#
O
BootROM write enable for flash ROM application.
Table 1.
Pin description (continued)
Pin no.
Name
Type
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com