数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STE10A 数据表(PDF) 49 Page - STMicroelectronics

部件名 STE10A
功能描述  PCI 10/100 Ethernet controller with integrated PHY (3.3V)
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STE10A 数据表(HTML) 49 Page - STMicroelectronics

Back Button STE10A Datasheet HTML 45Page - STMicroelectronics STE10A Datasheet HTML 46Page - STMicroelectronics STE10A Datasheet HTML 47Page - STMicroelectronics STE10A Datasheet HTML 48Page - STMicroelectronics STE10A Datasheet HTML 49Page - STMicroelectronics STE10A Datasheet HTML 50Page - STMicroelectronics STE10A Datasheet HTML 51Page - STMicroelectronics STE10A Datasheet HTML 52Page - STMicroelectronics STE10A Datasheet HTML 53Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 82 page
background image
STE10/100A
Registers and descriptors description
49/82
9MPRE
Magic packet received enable. The STE10/100A
will include the “Magic Packet Received” event in
its set of wake-up events. If this bit is set,
STE10/100A will assert PMEST bit of PMR1
(CR49) after STE10/100A has received a Magic
packet.
Default 1 if PM
& WOL bits of
CSR 18 are
both enabled.
R/W
8LSCE
Link status changed enable. The STE10/100A
will include the “Link status changed” event in its
set of wake-up events. If this bit is set,
STE10/100A will assert PMEST bit of PMR1
after STE10/100A has detected a link status
changed event.
0R/W
7-3
---
Reserved
2WFR
Wake-up frame received,
1: Indicates STE10/100A has received a wake-
up frame. It is cleared by writing a 1 or upon
power-up reset. It is not affected by a hardware
or software reset.
XR/W1C*
1MPR
Magic packet received,
1: Indicates STE10/100A has received a magic
packet. It is cleared by writing a 1 or upon power-
up reset. It is not affected by a hardware or
software reset.
XR/W1C*
0LSC
Link status changed,
1: Indicates STE10/100A has detected a link
status change event. It is cleared by writing a 1
or upon power-up reset. It is not affected by a
hardware or software reset.
XR/W1C*
R/W1C*, Read only and write one cleared.
CSR14 (offset = 70h), WPDR – Wake-up pattern data register
Offset
31
16 15
8
7
0
0000h
Wake-up pattern 1 mask bits 31:0
0004h
Wake-up pattern 1 mask bits 63:32
0008h
Wake-up pattern 1 mask bits 95:64
000ch
Wake-up pattern 1 mask bits 127:96
0010h
CRC16 of pattern 1
Reserved
Wake-up
pattern 1
offset
0014h
Wake-up pattern 2 mask bits 31:0
0018h
Wake-up pattern 2 mask bits 63:32
001ch
Wake-up pattern 2 mask bits 95:64
0020h
Wake-up pattern 2 mask bits 127:96
Table 8.
Control/status register description (continued)
Bit #
Name
Description
Default
RW type



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com