| 数据搜索系统,热门电子元器件搜索 |
|
STMPE811 数据表(PDF) 17 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STMPE811 数据表(HTML) 17 Page - STMicroelectronics |
|
17 / 66 page ![]() STMPE811 SPI interface Doc ID 14489 Rev 5 17/66 5.2 SPI timing modes The SPI timing modes are defined by CPHA and CPOL,CPHA and CPOL are read from the "SDAT" and "A0" pins during power-up reset. The following four modes are defined according to this setting. The clocking diagrams of these modes are shown in ON reset. The device always operates in mode 0. Once the bits are set in the SPICON register, the mode change takes effect on the next transaction defined by the CS_n pin being deasserted and asserted. 5.2.1 SPI timing definition Table 9. SPI timing modes CPOL_N (SDAT pin) CPOL CPHA (ADDR pin) Mode 1000 1011 0102 0113 Table 10. SPI timing specification Symbol Description Timing Unit Min Typ Max tCSS CS_n falling to first capture clock 1 −− µs tCL Clock low period 500 −− ns tCH Clock high period 500 −− ns tLDI Launch clock to MOSI data valid −− 20 ns tLDO Launch clock to MISO data valid −− 330 µs tDI Data on MOSI valid 1 −− µs tCCS Last clock edge to CS_n high 1 −− µs tCSH CS_n high period 2 −− µs |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |