数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

WM8196SCDS/R 数据表(PDF) 22 Page - Wolfson Microelectronics plc

部件名 WM8196SCDS/R
功能描述  (8 8) Bit Output 16-bit CIS/CCD AFE/Digitiser
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  WOLFSON [Wolfson Microelectronics plc]
网页  http://www.wolfsonmicro.com
标志 WOLFSON - Wolfson Microelectronics plc

WM8196SCDS/R 数据表(HTML) 22 Page - Wolfson Microelectronics plc

Back Button WM8196SCDS/R Datasheet HTML 18Page - Wolfson Microelectronics plc WM8196SCDS/R Datasheet HTML 19Page - Wolfson Microelectronics plc WM8196SCDS/R Datasheet HTML 20Page - Wolfson Microelectronics plc WM8196SCDS/R Datasheet HTML 21Page - Wolfson Microelectronics plc WM8196SCDS/R Datasheet HTML 22Page - Wolfson Microelectronics plc WM8196SCDS/R Datasheet HTML 23Page - Wolfson Microelectronics plc WM8196SCDS/R Datasheet HTML 24Page - Wolfson Microelectronics plc WM8196SCDS/R Datasheet HTML 25Page - Wolfson Microelectronics plc WM8196SCDS/R Datasheet HTML 26Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 32 page
background image
WM8196
Production Data
w
PD Rev 4.3 March 2007
22
OPERATING MODES
Table 5 summarises the most commonly used modes, the clock waveforms required and the register
contents required for CDS and non-CDS operation.
MODE
DESCRIPTION
CDS
AVAILABLE
MAX
SAMPLE
RATE
SENSOR
INTERFACE
DESCRIPTION
TIMING
REQUIRE-
MENTS
REGISTER
CONTENTS
WITH CDS
REGISTER
CONTENTS
WITHOUT CDS
1
Colour
Pixel-by-Pixel
Yes
4MSPS
The 3 input
channels are
sampled in
parallel. The
signal is then
gain and offset
adjusted before
being
multiplexed into
a single data
stream and
converted by the
ADC, giving an
output data rate
of 12MSPS max.
MCLK max =
24MHz
MCLK: VSMP
ratio is 6:1
SetReg1:
03(hex)
SetReg1: 01(hex)
2
Monochrome/
Colour
Line-by-Line
Yes
4MSPS
As mode 1
except:
Only one input
channel at a time
is continuously
sampled.
MCLK max =
24MHz
MCLK: VSMP
ratio is 6:1
SetReg1:
07(hex)
SetReg1: 05(hex)
3
Fast
Monochrome/
Colour
Line-by-Line
Yes
8MSPS
Identical to mode
2
MCLK max =
24MHz
MCLK: VSMP
ratio is 3:1
Identical to
mode 2 plus
SetReg3:
bits 5:4 must
be set to
0(hex)
Identical to
mode 2
4
Maximum
speed
Monochrome/
Colour
Line-by-Line
No
12MSPS
Identical to mode
2
MCLK max =
24MHz
MCLK: VSMP
ratio is 2:1
CDS not
possible
SetReg1: 45(hex)
5
Slow Colour
Pixel-by-Pixel
Yes
3MSPS
Identical to mode
1
MCLK max =
24MHz
MCLK: VSMP
ratio is
2n:1, n
≥ 4
Identical to
mode 1
Identical to
mode 1
6
Slow
Monochrome/
Colour
Line-by-Line
Yes
3MPS
Identical to mode
2
MCLK max =
24MHz
MCLK: VSMP
ratio is
2n:1, n
≥ 4
Identical to
mode 2
Identical to
mode 2
Table 5 WM8196 Operating Modes
Notes:
1.
In Monochrome mode, SetReg3 bits 7:6 determine which input is to be sampled.
2.
For Colour Line-by-Line, set control bit LINEBYLINE. For input selection, refer to Table 4, Colour Selection
Description in Line-by-Line Mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com