数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

USB97C102 数据表(PDF) 21 Page - SMSC Corporation

部件名 USB97C102
功能描述  Multi-Endpoint USB Peripheral Controller with Integrated 5 Port HUB
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SMSC [SMSC Corporation]
网页  http://www.smsc.com
标志 SMSC - SMSC Corporation

USB97C102 数据表(HTML) 21 Page - SMSC Corporation

Back Button USB97C102 Datasheet HTML 17Page - SMSC Corporation USB97C102 Datasheet HTML 18Page - SMSC Corporation USB97C102 Datasheet HTML 19Page - SMSC Corporation USB97C102 Datasheet HTML 20Page - SMSC Corporation USB97C102 Datasheet HTML 21Page - SMSC Corporation USB97C102 Datasheet HTML 22Page - SMSC Corporation USB97C102 Datasheet HTML 23Page - SMSC Corporation USB97C102 Datasheet HTML 24Page - SMSC Corporation USB97C102 Datasheet HTML 25Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 80 page
background image
SMSC DS – USB97C102
Page 21
Rev. 03/23/2000
Note 4: The RX_OVRN Interrupt can also be triggered if an Enpoint receives a packet while it is stalled. The packet
will be discarded from memory.
Table 14 - Interrupt 1 Mask
IMR_1
(0x7F03- RESET=0xFF)
INTERRUPT 1 MASK REGISTER
BIT
NAME
R/W
DESCRIPTION
[7:5]
Reserved
Reserved
4
EOT
R/W
EOT interrupt mask
0 = Enable Interrupt
1 = Mask Interrupt
3
SOF
R/W
Start of Frame Interrupt Mask
0 = Enable Interrupt
1 = Mask Interrupt
2
ALLOC
R/W
MCU Software Allocation Complete Interrupt Mask
0 = Enable Interrupt
1 = Mask Interrupt
1
RX_OVRN
R/W
Receive Overrun Interrupt Mask
0 = Enable Interrupt
1 = Mask Interrupt
0
PWR_MNG
R/W
Power Management Wakeup Interrupt Mask
0 = Enable Interrupt
1 = Mask Interrupt
Table 15 - Device Revision Register
DEV_REV
(0x7F06- RESET=0x00)
DEVICE REVISION REGISTER
BIT
NAME
R/W
DESCRIPTION
[7:0]
BCD ‘00’
HEX 0x00
R
This register defines additional revision information
used internally by SMSC. The value is silicon revision
dependent.
Table 16 - Device Identification Register
DEV_ID
(0x7F07- RESET=0x26)
DEVICE IDENTIFICATION REGISTER
BIT
NAME
R/W
DESCRIPTION
[7:0]
BCD '26'
HEX 0x26
R
This register defines additional revision information
used internally by SMSC
Table 17 – 8051 GP FIFO1
GP_FIFO1
(0x7F10- RESET=0xXX)
8051 GP FIFO1
BIT
NAME
R/W
DESCRIPTION
[7:0]
GP_FIFO1
R/W
8 byte deep GP FIFO. This data FIFOs must not be read
unless the associated status bit indicates that FIFO is not
empty.
Table 18 – 8051 GP FIFO2
GP_FIFO2
(0x7F12 - RESET=0xXX)
8051 GP FIFO2
BIT
NAME
R/W
DESCRIPTION
[7:0]
GP_FIFO2
R/W
8 byte deep GP FIFO. This data FIFOs must not be read
unless the associated status bit indicates that FIFO is not
empty.
Table 19 – 8051 GP FIFO3
GP_FIFO3
(0x7F14 - RESET=0xXX)
8051 GP FIFO3
BIT
NAME
R/W
DESCRIPTION
[7:0]
GP_FIFO3
R/W
8 byte deep GP FIFO. This data FIFOs must not be read
unless the associated status bit indicates that FIFO is not
empty.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com