数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

USB97C102 数据表(PDF) 27 Page - SMSC Corporation

部件名 USB97C102
功能描述  Multi-Endpoint USB Peripheral Controller with Integrated 5 Port HUB
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SMSC [SMSC Corporation]
网页  http://www.smsc.com
标志 SMSC - SMSC Corporation

USB97C102 数据表(HTML) 27 Page - SMSC Corporation

Back Button USB97C102 Datasheet HTML 23Page - SMSC Corporation USB97C102 Datasheet HTML 24Page - SMSC Corporation USB97C102 Datasheet HTML 25Page - SMSC Corporation USB97C102 Datasheet HTML 26Page - SMSC Corporation USB97C102 Datasheet HTML 27Page - SMSC Corporation USB97C102 Datasheet HTML 28Page - SMSC Corporation USB97C102 Datasheet HTML 29Page - SMSC Corporation USB97C102 Datasheet HTML 30Page - SMSC Corporation USB97C102 Datasheet HTML 31Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 80 page
background image
SMSC DS – USB97C102
Page 27
Rev. 03/23/2000
Table 30 - FLASH Bank Select Register 2
MEM_BANK2
(0x7F28 - RESET=0x00)
FLASH BANK SELECT REGISTER 2
BIT
NAME
R/W
DESCRIPTION
[7:6]
Reserved
R
Reserved
[5:0]
A[19:14]
R/W
This register selects which 16k page resides at 0x8000-0xBFFF in
Code Space and 0x8000-0xBFFF in Data Space.
Table 31 - FLASH Bank Select Register
MEM_BANK
(0x7F29 - RESET=0x01)
FLASH BANK SELECT REGISTER
BIT
NAME
R/W
DESCRIPTION
[7:6]
Reserved
R
Reserved
[5:0]
A[19:14]
R/W
This register selects which 16k page resides at 0x4000-0x7FFF in
Code Space and 0xC000-0xFFFF in Data Space. The 0x0000-
0x3FFF page will always reflect the 16K FLASH page 0 (0x00000-
0x03FFF).
Table 32 - Wakeup Source 1 Register
WU_SRC_1
(0x7F2A – RESET=0x00)
WAKEUP SOURCE 1
BIT
NAME
R/W
DESCRIPTION
[7:3]
Reserved
R/W
Reserved
2
USB_Reset
R/W
This bit is set when the SIE detects simultaneous logic lows on D+
and D- (Single-Ended 0) for 32 to 64 full speed bit times, or 4 to 8 low
speed bit times (or 2.5<t<5.5us). The USB_Reset signal may be as
long as 10ms. SETUP tokens can be NAK'd for up to 10ms after the
Reset signal is released.
1
Resume
R/W
This bit is set on detection of Global Resume state (when there is a
transition from the "J" state while in Global Suspend).
0
Suspend
R/W
Suspend – If 3ms of IDLE state are detected by the hardware, then
this bit will be set.
Note 1: Only low to high transitions for the associated inputs sets these bits.
Note 2: The bits in this register are cleared by writing a ‘1’ to the corresponding bit.
Note 3: Unmasked Wakeup Source bits generate an INT1 PWR_MNG interrupt, and restart the 8051 when its clock
is stopped. This restarts the Ring Oscillator and crystal oscillator for the MCU to resume from <500µA
operation.
Note 4: To initiate USB Remote Wakeup, the SIE_Resume bit should be used in the SIE_CONFIG register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com