NXP Semiconductors

PCF85063A

Tiny Real-Time Clock/calendar with alarm function and I2C-bus

VDD = 0.9 V to 5.5 V; VSS = 0 V; Tamb = -40 °C to +85 °C; fosc = 32.768 kHz; quartz Rs = 60 kΩ; CL = 7 pF; unless otherwise

specified.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

VOL

LOW-level output voltage

on pins SDA, INT,

CLKOUT

VSS

-

0.2VDD

V

IOH

HIGH-level output current

output source current;

VOH = 2.9 V;

VDD = 3.3 V;

on pin CLKOUT

1

3

-

mA

output sink current;

VOL = 0.4 V;

VDD = 3.3 V

on pin SDA

3

8.5

-

mA

on pin INT

2

6

-

mA

IOL

LOW-level output current

on pin CLKOUT

1

3

-

mA

Oscillator

Δfosc/fosc

relative oscillator frequency

variation

ΔVDD = 200 mV; Tamb

= 25 °C

-

0.075

-

ppm

on pins OSCO, OSCI

[7]

CL = 7 pF

4.2

7

9.8

pF

CL(itg)

integrated load capacitance

CL = 12.5 pF

7.5

12.5

17.5

pF

Rs

series resistance

-

-

100

kΩ

Table 40. Static characteristics...continued

[1]

For reliable oscillator start-up at power-on use VDD greater than 1.2 V. If powered up at 0.9 V the oscillator will start but it might be a bit slow, especially if

at high temperature. Normally the power supply is not 0.9 V at start-up and only comes at the end of battery discharge. VDD min of 0.9 V is specified so

that the customer can calculate how large a battery or capacitor they need for their application. VDD min of 1.2 V or greater is needed to ensure speedy

oscillator start-up time. For a restart condition, NXP recommends a full '0 V' VDD value upon re-biasing.

[2]

400 kHz I2C operation is production tested at 1.8 V. Design methodology allows I2C operation at 1.8 V - 5 % (1.71 V) which has been verified during

product characterization on a limited number of devices.

[3]

Timer source clock = 1⁄60 Hz, level of pins SCL and SDA is VDD or VSS.

[4]

Tested on sample basis.

[5]

The I2C-bus interface of PCF85063A is 5 V tolerant.

[6]

Implicit by design.

[7]

Integrated load capacitance, CL(itg), is a calculation of COSCI and COSCO in series:

.

PCF85063A

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

Product data sheet

Rev. 7.1 — 8 November 2023

34 / 55