数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST10F276 数据表(PDF) 39 Page - STMicroelectronics

部件名 ST10F276
功能描述  16-bit MCU with MAC unit, 832 Kbyte Flash memory and 68 Kbyte RAM
PDF  229 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST10F276 数据表(HTML) 39 Page - STMicroelectronics

Back Button ST10F276 Datasheet HTML 35Page - STMicroelectronics ST10F276 Datasheet HTML 36Page - STMicroelectronics ST10F276 Datasheet HTML 37Page - STMicroelectronics ST10F276 Datasheet HTML 38Page - STMicroelectronics ST10F276 Datasheet HTML 39Page - STMicroelectronics ST10F276 Datasheet HTML 40Page - STMicroelectronics ST10F276 Datasheet HTML 41Page - STMicroelectronics ST10F276 Datasheet HTML 42Page - STMicroelectronics ST10F276 Datasheet HTML 43Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 229 page
background image
ST10F276
Internal Flash memory
39/229
4.5.6
Flash non volatile access protection register 0
Due to ST10 architecture, the XFLASH is seen as external memory: this made impossible to
access protect it from real external memory or internal RAM.
4.5.7
Flash non volatile access protection register 1 low
FNVAPR0 (0x0E DFB8)
NVR
Delivery value: ACFFh
15
14
13
12
11
10
987
65432
10
reserved
DBGP
ACCP
RW
RW
Table 23.
Flash non volatile access protection register 0
Bit
Function
ACCP
Access Protection
This bit, if programmed at 0, disables any access (read/write) to data mapped inside
IFlash Module address space, unless the current instruction is fetched from one of the
two Flash modules.
DBGP
Debug Protection
This bit, if erased at 1, allows to by-pass all the protections using the Debug features
through the Test Interface. If programmed at 0, on the contrary, all the debug features,
the Test Interface and all the Flash Test Modes are disabled. Even STMicroelectronics
will not be able to access the device to run any eventual failure analysis.
FNVAPR1L (0x0E DFBC)
NVR
Delivery value: FFFFh
15
14
13
12
11
10
987
65432
10
PDS15 PDS14 PDS13 PDS12 PDS11 PDS10 PDS9
PDS8
PDS7
PDS6
PDS5
PDS4
PDS3
PDS2
PDS1
PDS0
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
Table 24.
Flash non volatile access protection register 1 low
Bit
Function
PDS(15:0)
Protections Disable 15-0
If bit PDSx is programmed at 0 and bit PENx is erased at 1, the action of bit ACCP is
disabled. Bit PDS0 can be programmed at 0 only if bits DBGP and ACCP have already
been programmed at 0. Bit PDSx can be programmed at 0 only if bit PENx-1 has
already been programmed at 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com