ADS6445 datasheet(19/75 Pages) STMICROELECTRONICS

19 / 75 page

www.ti.com

SERIAL INTERFACE TIMING CHARACTERISTICS

RESET TIMING

T0108-03

PowerSupply

AVDD,LVDD

RESET

SEN

ADS6445, ADS6444

ADS6443, ADS6442

SLAS531 – MAY 2007

Typical values at 25

°C, min and max values across the full temperature range T

MIN = –40°C to TMAX = 85°C, AVDD = LVDD

= 3.3V, unless otherwise noted.

PARAMETER

MIN

TYP

MAX

UNIT

fSCLK

SCLK Frequency, fSCLK = 1/tSCLK

> DC

MHz

tSLOADS

SEN to SCLK Setup time

tSLOADH

SCLK to SEN Hold time

tDSU

SDATA Setup time

tDH

SDATA Hold time

Time taken for register write to take effect after 16th SCLK falling edge

100

Typical values at 25

°C, min and max values across the full temperature range T

MIN = –40°C to TMAX = 85°C, AVDD = LVDD

= 3.3V, unless otherwise noted.

PARMATER

CONDITIONS

MIN

TYP

MAX

UNIT

Delay from power-up of AVDD and LVDD to RESET pulse

Power-on delay time

active

Reset pulse width

Pulse width of active RESET signal

tPO

Power-up delay time

Delay from power-up of AVDD and LVDD to output stable

6.5

Figure 5. Reset Timing

Submit Documentation Feedback

ADS6445 数据表(PDF) 19 Page - STMicroelectronics

ADS6445 数据表(HTML) 19 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75

数据表下载