数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TSC2007IPWR 数据表(PDF) 6 Page - Texas Instruments

Click here to check the latest version.
部件名 TSC2007IPWR
功能描述  1.2V to 3.6V, 12-Bit, Nanopower, 4-Wire Micro TOUCH SCREEN CONTROLLER with I2C??Interface
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TSC2007IPWR 数据表(HTML) 6 Page - Texas Instruments

Back Button TSC2007IPWR Datasheet HTML 2Page - Texas Instruments TSC2007IPWR Datasheet HTML 3Page - Texas Instruments TSC2007IPWR Datasheet HTML 4Page - Texas Instruments TSC2007IPWR Datasheet HTML 5Page - Texas Instruments TSC2007IPWR Datasheet HTML 6Page - Texas Instruments TSC2007IPWR Datasheet HTML 7Page - Texas Instruments TSC2007IPWR Datasheet HTML 8Page - Texas Instruments TSC2007IPWR Datasheet HTML 9Page - Texas Instruments TSC2007IPWR Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 41 page
background image
www.ti.com
TIMING INFORMATION
t
HD, STA
t
SU, DAT
t
HD, DAT
t
SU, STA
t
SU, STO
t
HD, STA
t
LOW
t
HIGH
t
R
t
F
t
BUF
SDA
START
CONDITION
START
CONDITION
STOP
CONDITION
REPEATED
START
CONDITION
SCL
TIMING REQUIREMENTS: I2C Standard Mode (SCL = 100kHz)
TSC2007
SBAS405 – MARCH 2007
Figure 1. Detailed I/O Timing
All specifications typical at –40
°C to +85°C, V
DD = 1.6V, unless otherwise noted.
2-WIRE STANDARD MODE PARAMETERS
TEST CONDITIONS
MIN
TYP
MAX
UNIT
SCL clock frequency
fSCL
0
100
kHz
Bus free time between a STOP and START condition
tBUF
4.7
µs
Hold time (repeated) START condition
tHD, STA
4.0
µs
Low period of SCL clock
tLOW
4.7
µs
High period of the SCL clock
tHIGH
4.0
µs
Setup time for a repeated START condition
tSU, STA
4.7
µs
Data hold time
tHD, DAT
0
3.45
µs
Data setup time
tSU, DAT
250
ns
Rise time for both SDA and SCL clock signals (receiving)
tR
Cb = total bus capacitance
1000
ns
Fall time for both SDA and SCL clock signals (receiving)
tF
Cb = total bus capacitance
300
ns
Fall time for both SDA and SCL clock signals (transmitting)
tOF
Cb = total bus capacitance
250
ns
Setup time for STOP condition
tSU, STO
4.0
µs
Capacitive load for each bus line
Cb
Cb = total capacitance of one bus line in pF
400
pF
8 bits
40 SCL + 127 CCLK, VDD = 1.8V
434.7
µs
Cycle time
12 bits
49 SCL + 148 CCLK, VDD = 1.8V
570.9
µs
8 bits
VDD = 1.8V
2.3
kSPS
Effective throughput
12 bits
VDD = 1.8V
1.75
kSPS
8 bits
VDD = 1.8V
16.1
kHz
Equivalent rate = effective throughput
× 7
12 bits
VDD = 1.8V
12.26
kHz
6
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com