AS7221 datasheet(27/56 Pages) OSRAM

27 / 56 page

Document Feedback

AS7221

I²C Master Interface

Datasheet

• PUBLIC

DS000479

• v4-00 • 2019-Jun-28

│ 26

8.4

Timing Characteristics

Figure 24 :

AS7221 I²C Master Timing Characteristics

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

fSCL

SCL Clock Frequency

400

kHz

tBUF

Bus Free Time Between a

STOP and START

1.3

µs

tHD:STA

Hold Time (Repeated)

START

0.6

µs

tLOW

LOW Period of SCL Clock

1.3

µs

tHIGH

HIGH Period of SCL Clock

0.6

µs

tSU:STA

Setup Time for a Repeated

START

0.6

µs

tHD:DAT

Data Hold Time

0.9

µs

tSU:DAT

Data Setup Time

100

Rise Time of Both SDA and

SCL

300

Fall Time of Both SDA and

SCL

300

tSU:STO

Setup Time for STOP

Condition

0.6

µs

Capacitive Load for Each

Bus Line

— total

capacitance of one

bus line in pF

400

CI/O

I/O Capacitance (SDA,

SCL)

AS7221 数据表(PDF) 27 Page - OSRAM GmbH

AS7221 数据表(HTML) 27 Page - OSRAM GmbH

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表下载