TMD3721 datasheet(59/89 Pages) OSRAM

59 / 89 page

Page 58

Datasheet, Public

Document Feedback

[v3-00] 2023-May-26

TMD3721 − Register O ver view

ASD_L Register (Address 0xE0)

Figure 80:

ASD_L Register

ASD_H Register (Address 0xE1)

Figure 81:

ASD_H Register

The ASD (ALS Start Delay) timing registers control the start of

ALS integration after detect of VSYNC signal. It is a 16-bit value

split into two registers {ASD_H [7:0], ASD_L [7:0]}.

ASD is recommended to be programmed greater than ALS

initialization period (24 cycles), otherwise it is ignored. ASD

needs to be programmed less than VSYNC period, since the

counter will reset once VSYNC signal is detected. If VSYNC is

changed, ASD period and other configurations need to be

changed accordingly by bringing device in IDLE mode by

stopping integration.

Addr: 0xE0

ASD_L

Bit

Bit Name

Default

Access

Bit Description

7:0

ASD_L

0x00

ASD_L is lower byte of ASD (ALS Start Delay).

Value

Delay Cycles

Delay Time

0x0000

ALS init time

0x0018

ALS init time

0x0019

1.357μs x 25

0x001A

1.357μs x 26

……

…

0xFFFF

65535

1.357μs x 65535

Addr: 0xE1

ASD_H

Bit

Bit Name

Default

Access

Bit Description

7:0

ASD_H

0x00

ASD_H is upper byte of ASD (ALS Start Delay).

TMD3721 数据表(PDF) 59 Page - OSRAM GmbH

TMD3721 数据表(HTML) 59 Page - OSRAM GmbH

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

数据表下载