TMD3721 datasheet(47/89 Pages) OSRAM

47 / 89 page

Page 46

Datasheet, Public

Document Feedback

[v3-00] 2023-May-26

TMD3721 − Register O ver view

CFG3 Register (Address 0xAB)

Figure 60:

CFG3 Register

Addr: 0xAB

CFG3

Bit

Bit Name

Default

Access

Bit Description

7INT_READ_CLEAR

If set, the interrupt flag bits in the STATUS register

will be reset whenever the STATUS register is read

over I²C.

6:5

MODE_CFG

The register sets the operational mode of ALS and

Proximity measurement of the device.

Value

Operational Mode

Sequential Mode

Concurrent Mode

Full Parallel Mode

Unused Setting

4SAI

The Sleep After Interrupt bit is used to place the

device into a low power mode at the end of the

proximity /ALS cycle if an interrupt has been

generated. SAI doesn't modify any register bits

directly, it rather uses the interrupt signal to turn off

the oscillator. The device will appear as if PON=0,

however, PON will read as 1. The way to wake up the

device from SAI-sleep is by clearing the interrupts in

the status registers. Note that SAI is only available in

sequential mode.

PON

SAI

INT (low

active)

Oscillator

OFF

3PID_EN

When this bit is set, whenever a proximity pulse is

triggered during ASP1 ASP2 sampling period in Full

Parallel Mode, PID is written into the FIFO instead of

the actual ALS data.

Configure {PID_H, PID_L} for the PID value.

2:0

Reserved

001

Reserved. Must be set to default value.

TMD3721 数据表(PDF) 47 Page - OSRAM GmbH

TMD3721 数据表(HTML) 47 Page - OSRAM GmbH

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

数据表下载