TMD3721 datasheet(48/89 Pages) OSRAM

48 / 89 page

Datasheet, Public

Page 47

[v3-00] 2023-May-26

Document Feedback

TMD3721 − Register Overview

CFG6 Register (Address 0xAE)

Figure 61:

CFG6 Register

PWM_CFG Register (Address 0xB0)

Figure 62:

PWM_CFG Register

Addr: 0xAE

CFG6

Bit

Bit Name

Default

Access

Bit Description

Reserved

Reserved. Must be set to default value.

DISABLE_APC

Proximity automatic pulse control (APC) disable.

0 = APC enable

1 = APC disable

This bit should be set to 1 when calibration needs

to be performed

5:0

Reserved

111111

Reserved. Must be set to default value.

Addr: 0xB0

PWM_CFG

Bit

Bit Name

Default

Access

Bit Description

7:3

Reserved

00000

Reserved. Must be set to default value.

2:1

PWM_CHG_DET_STP

PWM period change detection step.

Once PWM period changes from previous cycle by

step of period mentioned in the following table,

PWM_CHG_INT interrupt is generated if PWMIEN=1.

PWM_PRD={PWM_PRD_H, PWM_PRD_L}

Value

Timing

Compare with PWM_PRD[13:9]

Compare with PWM_PRD[13:8]

Compare with PWM_PRD[13:10]

Compare with PWM_PRD[13:11]

PWM_IN_EN

Enable XRES as a PWM input pin.

TMD3721 数据表(PDF) 48 Page - OSRAM GmbH

TMD3721 数据表(HTML) 48 Page - OSRAM GmbH

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

数据表下载

链接网址

TMD3721 数据表(PDF) 48 Page - OSRAM GmbH

TMD3721 数据表(HTML) 48 Page - OSRAM GmbH

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

数据表 下载

链接网址

数据表下载