AD9516-2SLASHPCBZ datasheet(29/84 Pages) AD

29 / 84 page

AD9516-2

Rev. 0 | Page 29 of 84

Internal VCO and Clock Distribution

When using the internal VCO and PLL, the VCO divider must

be employed to ensure the frequency presented to the channel

dividers does not exceed its specified maximum frequency

(1600 MHz, see Table 3). The internal PLL uses an external loop

filter to set the loop bandwidth. The external loop filter is also

crucial to the loop stability.

When using the internal VCO, it is necessary to calibrate the

VCO (0x18<0>) to ensure optimal performance.

For internal VCO and clock distribution applications, the

Table 24. Settings When Using Internal VCO

Function

0x10<1:0> = 00b

PLL normal operation (PLL on).

0x10 to 0x1E

PLL settings. Select and enable a reference

input; set R, N (P, A, B), PFD polarity, and ICP

according to the intended loop configuration.

0x18<0> = 0,

0x232<0> = 1

Reset VCO calibration (first time after

power-up, this does not have to be done

but must be done subsequently).

0x18<0> = 1,

0x232<0> = 1

Initiate VCO calibration.

0x1E0<2:0>

VCO divider set to divide-by-2, divide-by-3,

divide-by-4, divide-by-5, and divide-by-6.

0x1E1<0> = 0b

Use the VCO divider as source for

distribution section.

0x1E1<1> = 1b

VCO selected as the source.

AD9516-2/PCBZ 数据表(PDF) 29 Page - Analog Devices

AD9516-2/PCBZ 数据表(HTML) 29 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

数据表下载