| 数据搜索系统,热门电子元器件搜索 |
|
AD9516-2/PCBZ 数据表(PDF) 55 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9516-2/PCBZ 数据表(HTML) 55 Page - Analog Devices |
|
55 / 84 page ![]() AD9516-2 Rev. 0 | Page 55 of 84 CS SCLK SDIO tHI tLO tCLK tS tDS tDH tC BIT N BIT N + 1 Figure 67. Serial Control Port Timing—Write Table 50. Serial Control Port Timing Parameter Description tDS Setup time between data and rising edge of SCLK tDH Hold time between data and rising edge of SCLK tCLK Period of the clock tS Setup time between CS falling edge and SCLK rising edge (start of communication cycle) tC Setup time between SCLK rising edge and CS rising edge (end of communication cycle) tHI Minimum period that SCLK should be in a Logic High state tLO Minimum period that SCLK should be in a Logic Low state tDV SCLK to valid SDIO and SDO (see Figure 65) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |