数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SCF5249 数据表(PDF) 41 Page - Freescale Semiconductor, Inc

部件名 SCF5249
功能描述  Integrated ColdFire Microprocessor
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

SCF5249 数据表(HTML) 41 Page - Freescale Semiconductor, Inc

Back Button SCF5249 Datasheet HTML 37Page - Freescale Semiconductor, Inc SCF5249 Datasheet HTML 38Page - Freescale Semiconductor, Inc SCF5249 Datasheet HTML 39Page - Freescale Semiconductor, Inc SCF5249 Datasheet HTML 40Page - Freescale Semiconductor, Inc SCF5249 Datasheet HTML 41Page - Freescale Semiconductor, Inc SCF5249 Datasheet HTML 42Page - Freescale Semiconductor, Inc SCF5249 Datasheet HTML 43Page - Freescale Semiconductor, Inc SCF5249 Datasheet HTML 44Page - Freescale Semiconductor, Inc SCF5249 Datasheet HTML 45Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 56 page
background image
Electrical Characteristics
SCF5249 Integrated ColdFire® Microprocessor Data Sheet, Rev. 3
Freescale Semiconductor
41
Figure 13. I2C Timing Definition
M9
Stop Condition Setup Time
tbd
bus clocks
Table 27. I2C-Bus Output Timing Specifications Between SCL and SDA
Num
Characteristic
Units
Min
Max
M11
Start Condition Hold Time
tbd
bus clocks
M21
Clock Low Period
tbd
bus clocks
M32
SCL/SDA Rise Time
(VIL= 0.5 V to VIH = 2.4 V)
tbd
mSec
M41
Data Hold Time
tbd
bus clocks
M53
SCL/SDA Fall Time
(VIH= 2.4 V to VIL = 0.5 V)
tbd
nSec
M61
Clock High time
tbd
bus clocks
M71
Data Setup Time
tbd
bus clocks
M81
Start Condition Setup Time
(for repeated start condition only)
tbd
bus clocks
M91
Stop Condition Setup Time
tbd
bus clocks
1.
Note: Output numbers are dependent on the value programmed into the MFDR; an MFDR programmed
with the maximum frequency (MFDR = 0x20) will result in minimum output timings as shown in the above
table. The MBUS interface is designed to scale the actual data transition time to move it to the middle of
the SCL low period. The actual position is affected by the prescale and division values programmed into
the MFDR; however, numbers given in the above table are the minimum values.
2.
Since SCL and SDA are open-collector-type outputs, which the processor can only actively drive low, the
time required for SCL or SDA to reach a high level depends on external signal capacitance and pull-up
resistor values.
3.
Specified at a nominal 20 pF load.
Table 26. I2C-Bus Input Timing Specifications Between SCL and SDA
Num
Characteristic
Units
Min
Max
M2
M6
M1
M4
M7
M8
M9
M5
M3
SCL
SDA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com