数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SCF5249VM140 数据表(PDF) 42 Page - Freescale Semiconductor, Inc

部件名 SCF5249VM140
功能描述  Integrated ColdFire Microprocessor
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

SCF5249VM140 数据表(HTML) 42 Page - Freescale Semiconductor, Inc

Back Button SCF5249VM140 Datasheet HTML 38Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 39Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 40Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 41Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 42Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 43Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 44Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 45Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 46Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 56 page
background image
SCF5249 Integrated ColdFire® Microprocessor Data Sheet, Rev. 3
Electrical Characteristics
Freescale Semiconductor
42
Figure 14. I2C and System Clock Timing Relationship
Table 28. I2C Output Bus Timings
Num
Characteristic
Units
Min
Max
M103
SCL, SDA Valid to SCLK (input setup)
tbd
—
nSec
M11
SCLK to SCL, SDA Invalid (input hold)
tbd
—
nSec
M121
SCLK to SCL, SDA Low (output valid)
—
tbd
nSec
M132
SCLK to SCL, SDA Invalid (output hold)
tbd
—
nSec
1.
Since SCL and SDA are open-collector-type outputs, which the processor can only actively drive low, this
specification applies only when SCL or SDA are driven low by the processor. The time required for SCL or
SDA to reach a high level depends on external signal capacitance and pull-up resistor values.
2.
Since SCL and SDA are open-collector-type outputs, which the processor can only actively drive low, this
specification applies only when SCL or SDA are actively being driven or held low by the processor.
3.
SCL and SDA are internally synchronized.This setup time must be met only if recognition on a particular
clock is required.
Table 29. General-Purpose I/O Port AC Timing Specifications
Num
Characteristic
Units
Min
Max
P1
GPIO Valid to SCLK (input setup)
tbd
—
nSec
P2
SCLK to GPIO Invalid (input hold)
tbd
—
nSec
SCLK
SCL, SDA IN
SCL, SDA OUT
SCL, SDA OUT
M10
M11
M12
M13



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com