ADAU1761BCPZ-R7 datasheet(52/92 Pages) AD

52 / 92 page

Data Sheet

ADAU1761

CONTROL REGISTERS

analog.com

Rev. F | 52 of 92

Table 37. PLL Control Register (Continued)

Byte

Bits

Bit Name

Description

Setting

Value of X

1 (default)

Type

Type of PLL. When set to integer mode, the values of M and N are ignored.

0 = integer (default).

1 = fractional.

Lock

PLL lock. This read-only bit is flagged when the PLL has finished locking.

0 = PLL unlocked (default).

1 = PLL locked.

PLLEN

PLL enable.

0 = PLL disabled (default).

1 = PLL enabled.

R2: Digital Microphone/Jack Detection Control, 16,392 (0x4008)

Table 38.

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

JDDB[1:0]

JDFUNC[1:0]

Reserved

JDPOL

Table 39. Digital Microphone/Jack Detection Control Register

Bits

Bit Name

Description

[7:6]

JDDB[1:0]

Jack detect debounce time.

Setting

Debounce Time

5 ms (default)

10 ms

20 ms

40 ms

[5:4]

JDFUNC[1:0]

JACKDET/MICIN pin function. Enables or disables the jack detect function or configures the pin for a digital microphone input.

Setting

Pin Function

Jack detect off (default)

Jack detect on

Digital microphone input

Reserved

JDPOL

Jack detect polarity. Detects high or low signal.

0 = detect high signal (default).

1 = detect low signal.

R3: Record Power Management, 16,393 (0x4009)

This register manages the power consumption for the record path. In particular, the current distribution for the mixer boosts, ADCs, record path

mixers, and PGAs can be set to one of four modes. These settings are normal operation, power saving mode, enhanced performance mode,

and extreme power saving mode. Each of these modes draws current from a central bias. Enhanced performance mode offers the highest

performance with the trade-off of higher power consumption.

Table 40.

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Reserved

MXBIAS[1:0]

ADCBIAS[1:0]

RBIAS[1:0]

Reserved

ADAU1761BCPZ-R7 数据表(PDF) 52 Page - Analog Devices

ADAU1761BCPZ-R7 数据表(HTML) 52 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

数据表下载

链接网址

ADAU1761BCPZ-R7 数据表(PDF) 52 Page - Analog Devices

ADAU1761BCPZ-R7 数据表(HTML) 52 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

数据表 下载

链接网址

数据表下载