数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PIC16F-E/ML 数据表(PDF) 112 Page - Microchip Technology

部件名 PIC16F-E/ML
功能描述  Flash-Based, 8-Bit CMOS Microcontrollers with nanoWatt Technology
PDF  178 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

PIC16F-E/ML 数据表(HTML) 112 Page - Microchip Technology

Back Button PIC16F-E/ML Datasheet HTML 108Page - Microchip Technology PIC16F-E/ML Datasheet HTML 109Page - Microchip Technology PIC16F-E/ML Datasheet HTML 110Page - Microchip Technology PIC16F-E/ML Datasheet HTML 111Page - Microchip Technology PIC16F-E/ML Datasheet HTML 112Page - Microchip Technology PIC16F-E/ML Datasheet HTML 113Page - Microchip Technology PIC16F-E/ML Datasheet HTML 114Page - Microchip Technology PIC16F-E/ML Datasheet HTML 115Page - Microchip Technology PIC16F-E/ML Datasheet HTML 116Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 112 / 178 page
background image
PIC16F627A/628A/648A
DS40044F-page 110
© 2007 Microchip Technology Inc.
FIGURE 14-16:
WATCHDOG TIMER BLOCK DIAGRAM
TABLE 14-9:
SUMMARY OF WATCHDOG TIMER REGISTERS
14.8
Power-Down Mode (Sleep)
The Power-down mode is entered by executing a
SLEEP
instruction.
If enabled, the Watchdog Timer will be cleared but
keeps running, the PD bit in the Status register is
cleared, the TO bit is set, and the oscillator driver is
turned off. The I/O ports maintain the status they had,
before SLEEP was executed (driving high, low or high-
impedance).
For lowest current consumption in this mode, all I/O
pins should be either at VDD or VSS with no external
circuitry drawing current from the I/O pin and the
comparators, and VREF should be disabled. I/O pins
that are high-impedance inputs should be pulled high
or low externally to avoid switching currents caused by
floating inputs. The T0CKI input should also be at VDD
or
VSS
for
lowest
current
consumption.
The
contribution from on chip pull-ups on PORTB should be
considered.
The MCLR pin must be at a logic high level (VIHMC).
Address
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Value on
POR Reset
Value on
all other
Resets
2007h
CONFIG
LVP
BOREN
MCLRE FOSC2
PWRTE
WDTE
FOSC1
FOSC0
uuuu uuuu uuuu uuuu
81h, 181h
OPTION
RBPU
INTEDG
T0CS
T0SE
PSA
PS2
PS1
PS0
1111 1111 1111 1111
Legend: x = unknown, u = unchanged, - = unimplemented read as ‘0’, q = value depends upon condition.
Note:
Shaded cells are not used by the Watchdog Timer.
(Figure 6-1)
Note:
T0SE, T0CS, PSA, PS0-PS2 are bits in the OPTION register.
From TMR0 Clock Source
Watchdog
Timer
WDT
Enable Bit
0
1
8
8 to 1 MUX
PS<2:0>
To TMR0
(Figure 6-1)
01
PSA
WDT
Time-out
PSA
M
U
X
MUX
3
WDT Postscaler/
TMR0 Prescaler
Note:
It should be noted that a Reset generated
by a WDT time-out does not drive MCLR
pin low.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com