| 数据搜索系统,热门电子元器件搜索 |
|
CS44800 数据表(PDF) 28 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS44800 数据表(HTML) 28 Page - Cirrus Logic |
|
28 / 80 page ![]() 28 DS632F1 CS44800 4.4.1.1 I²S Data Format For I²S, data is received most significant bit first, one DAI_SCLK delay after the transition of DAI_LRCK, and is valid on the rising edge of DAI_SCLK. For the I²S format, the left channel data is presented when DAI_LRCK is low; the right channel data is presented when DAI_LRCK is high. 4.4.1.2 Left-Justified Data Format For left-justified format, data is received most significant bit first on the first DAI_SCLK after a DAI_LRCK transition and is valid on the rising edge of DAI_SCLK. For the left-justified format, the left channel data is presented when DAI_LRCK is high and the right channel data is presented when DAI_LRCK is low. Left C ha nnel R ig ht C ha n nel DAI_SDINx +3 +2 +1 +5 +4 -1 -2 -3 -4 -5 +3 +2 +1 +5 +4 -1 -2 -3 -4 MSB MSB LSB LSB DAI_LRCK DAI_SCLK Figure 17. I²S Serial Audio Formats I²S Mode, Data Valid on Rising Edge of DAI_SCLK Bits/Sample SCLK Rates 16 32, 48, 64, 128, 256 Fs 18 to 24 48, 64, 128, 256 Fs DAI_LRCK DAI_SCLK Left Channel Right Channel DAI_SDINx +3 +2 +1 +5 +4 -1 -2 -3 -4 -5 +3 +2 +1 +5 +4 -1 -2 -3 -4 MSB LSB MSB LSB Figure 18. Left-Justified Serial Audio Formats Left-Justified Mode, Data Valid on Rising Edge of DAI_SCLK Bits/Sample SCLK Rate(s) 16 32, 48, 64, 128, 256 Fs 18 to 24 48, 64, 128, 256 Fs |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |