| 数据搜索系统,热门电子元器件搜索 |
|
ICS9LPR501 数据表(PDF) 20 Page - Integrated Circuit Systems |
|
|
|||||||||||||||||||||||||||||
ICS9LPR501 数据表(HTML) 20 Page - Integrated Circuit Systems |
|
20 / 22 page ![]() 20 Integrated Circuit Systems, Inc. ICS9LPR501 1118E—08/08/07 Test Clarification Table Comments FSLC/ TEST_SEL HW PIN FSLB/ TEST_MOD E HW PIN TEST ENTRY BIT B9b3 REF/N or HI-Z B9b4 OUTPUT <2.0V X 0 0 NORMAL >2.0V 0 X 0 HI-Z >2.0V 0 X 1 REF/N >2.0V 1 X 0 REF/N >2.0V 1 X 1 REF/N <2.0V X 1 0 HI-Z <2.0V X 1 1 REF/N B9b3: 1= ENTER TEST MODE, Default = 0 (NORMAL OPERATION) B9b4: 1= REF/N, Default = 0 (HI-Z) HW SW Power-up w/ TEST_SEL = 1 to enter test mode Cycle power to disable test mode FSLC./TEST_SEL -->3-level latched input If power-up w/ V>2.0V then use TEST_SEL If power-up w/ V<2.0V then use FSLC FSLB/TEST_MODE -->low Vth input TEST_MODE is a real time input If TEST_SEL HW pin is 0 during power-up, test mode can be invoked through B9b3. If test mode is invoked by B9b3, only B9b4 is used to select HI-Z or REF/N FSLB/TEST_Mode pin is not used. Cycle power to disable test mode, one shot control |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |