数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CDCE913 数据表(PDF) 7 Page - Texas Instruments

Click here to check the latest version.
部件名 CDCE913
功能描述  Programmable 1-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V, and 3.3-V Outputs
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

CDCE913 数据表(HTML) 7 Page - Texas Instruments

Back Button CDCE913 Datasheet HTML 3Page - Texas Instruments CDCE913 Datasheet HTML 4Page - Texas Instruments CDCE913 Datasheet HTML 5Page - Texas Instruments CDCE913 Datasheet HTML 6Page - Texas Instruments CDCE913 Datasheet HTML 7Page - Texas Instruments CDCE913 Datasheet HTML 8Page - Texas Instruments CDCE913 Datasheet HTML 9Page - Texas Instruments CDCE913 Datasheet HTML 10Page - Texas Instruments CDCE913 Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 23 page
background image
www.ti.com
PARAMETER MEASUREMENT INFORMATION
10 pF
LVCMOS
CDCE913
CDCEL913
1kW
1kW
LVCMOS
LVCMOS
CDCE913
CDCEL913
TypicalDriver
Impedance
~32 W
LineImpedance
Zo=50 W
Series
Termination
~18 W
CDCE913
CDCEL913
SCAS849A – JUNE 2007 – REVISED AUGUST 2007
DEVICE CHARACTERISTICS (continued)
over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP(1)
MAX
UNIT
CDCEL913 — LVCMOS PARAMETER for VDDOUT = 1.8 V – Mode
VDDOUT = 1.7 V, IOH = –0.1 mA
1.6
VOH
LVCMOS high-level output voltage
VDDOUT = 1.7 V, IOH = –4 mA
1.4
V
VDDOUT = 1.7 V, IOH = –8 mA
1.1
VDDOUT = 1.7 V, IOL = 0.1 mA
0.1
VOL
LVCMOS low-level output voltage
VDDOUT = 1.7 V, IOL = 4 mA
0.3
V
VDDOUT = 1.7 V, IOL = 8 mA
0.6
tPLH, tPHL
Propagation delay
PLL bypass
2.6
ns
tr/tf
Rise and fall time
VDDOUT = 1.8 V (20%–80%)
0.7
ns
tjit(cc)
Cycle-to-cycle jitter (6)(7)
1 PLL switching, Y2-to-Y3
80
110
ps
tjit(per)
Peak-to-peak period jitter(7)
1 PLL switching, Y2-to-Y3
100
130
ps
tsk(o)
Output skew(8) , See Table 2
fOUT = 50 MHz; Y1-to-Y3
50
ps
odc
Output duty cycle(9)
fVCO = 100 MHz; Pdiv = 1
45%
55%
SDA/SCL PARAMETER
VIK
SCL and SDA input clamp voltage
VDD = 1.7 V; II = –18 mA
–1.2
V
IIH
SCL and SDA input current
VI = VDD; VDD = 1.9 V
±10
μA
VIH
SDA/SCL input high voltage(10)
0.7 VDD
V
VIL
SDA/SCL input low voltage(10)
0.3 VDD
V
VOL
SDA low-level output voltage
IOL = 3 mA, VDD = 1.7 V
0.2 VDD
V
CI
SCL/SDA Input capacitance
VI = 0 V or VDD
3
10
pF
(6)
10000 cycles.
(7)
Jitter depends on configuration. Jitter data is for input frequency = 27 MHz, fVCO = 108 MHz, fOUT = 27 MHz (measured at Y2).
(8)
The tsk(o) specification is only valid for equal loading of each bank of outputs, and the outputs are generated from the same divider.
(9)
odc depends on output rise and fall time (tr/tf); data sampled on rising edge (tr)
(10) SDA and SCL pins are 3.3 V tolerant.
Figure 1. Test Load
Figure 2. Test Load for 50-
Ω Board Environment
Copyright © 2007, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Link(s): CDCE913 CDCEL913



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com