数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST10F273E 数据表(PDF) 131 Page - STMicroelectronics

部件名 ST10F273E
功能描述  16-bit MCU with 512 Kbyte Flash memory and 36 Kbyte RAM
PDF  179 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST10F273E 数据表(HTML) 131 Page - STMicroelectronics

Back Button ST10F273E Datasheet HTML 127Page - STMicroelectronics ST10F273E Datasheet HTML 128Page - STMicroelectronics ST10F273E Datasheet HTML 129Page - STMicroelectronics ST10F273E Datasheet HTML 130Page - STMicroelectronics ST10F273E Datasheet HTML 131Page - STMicroelectronics ST10F273E Datasheet HTML 132Page - STMicroelectronics ST10F273E Datasheet HTML 133Page - STMicroelectronics ST10F273E Datasheet HTML 134Page - STMicroelectronics ST10F273E Datasheet HTML 135Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 131 / 179 page
background image
ST10F273E
Electrical characteristics
131/179
IPD2
Power down supply current(11) (12)
(RTC on, main oscillator on,
main voltage regulator off)
TA = 25°C
8
mA
IPD3
Power down supply current (11)
(RTC on, 32 kHz oscillator on,
main voltage regulator off)
TA = 25°C
1.1
mA
ISB1
Stand-by supply current (13)
(RTC off, oscillators off, VDD off, VSTBY on)
VSTBY = 5.5 V
TA = TJ = 25°C
–250
µA
VSTBY = 5.5 V
TA = TJ = 125°C
–500
µA
ISB2
Stand-by supply current (13)
(RTC on, 32kHz oscillator on, main VDD off,
VSTBY on)
VSTBY = 5.5 V
TA = 25°C
–250
µA
VSTBY = 5.5 V
TA = 125°C
–500
µA
ISB3
Stand-by supply current (13)(8)
(VDD transient condition)
––
2.5
mA
1.
This specification is not valid for outputs which are switched to open drain mode. In this case the respective output will float
and the voltage is imposed by the external circuitry.
2.
Port 5 leakage values are granted for not selected A/D Converter channel. One channels is always selected (by default,
after reset, P5.0 is selected). For the selected channel the leakage value is similar to that of other port pins.
3.
Consult your vendor to know which version of the on-chip oscillator amplifier is enabled (Low-Power or Wide-Swing).
The leakage of P2.0 is higher than other pins due to the additional logic (pass gates active only in specific test modes)
implemented on input path. Pay attention to not stress P2.0 input pin with negative overload beyond the specified limits:
failures in Flash reading may occur (sense amplifier perturbation). Refer to next
Figure 35 for a scheme of the input
circuitry.
4.
This specification is only valid during Reset, or during Hold- or Adapt-mode. Port 6 pins are only affected, if they are used
for CS output and the open drain function is not enabled.
5.
The maximum current may be drawn while the respective signal line remains inactive.
6.
The minimum current must be drawn in order to drive the respective signal line active.
7.
The power supply current is a function of the operating frequency (fCPU is expressed in MHz). This dependency is
illustrated in the Figure 36 below. This parameter is tested at VDDmax and at maximum CPU clock frequency with all outputs
disconnected and all inputs at VIL or VIH, RSTIN pin at VIH1min: this implies I/O current is not considered. The device is
doing the following:
Fetching code from IRAM and XRAM1, accessing in read and write to both XRAM modules
Watchdog Timer is enabled and regularly serviced
RTC is running with main oscillator clock as reference, generating a tick interrupts every 192 clock cycles
Four channel of XPWM are running (waves period: 2, 2.5, 3 and 4 CPU clock cycles): no output toggling
Five General Purpose Timers are running in timer mode with prescaler equal to 8 (T2, T3, T4, T5, T6)
ADC is in Auto Scan Continuous Conversion mode on all 16 channels of Port5
All interrupts generated by XPWM, RTC, Timers and ADC are not serviced
8.
Not 100% tested, guaranteed by design characterization.
9.
The power supply current is a function of the operating frequency (fCPU is expressed in MHz). This dependency is
illustrated in the
Figure 36 below. This parameter is tested at VDDmax and at maximum CPU clock frequency with all outputs
disconnected and all inputs at VIL or VIH, RSTIN pin at VIH1min: this implies I/O current is not considered. The device is
doing the following:
Fetching code from all sectors of IFlash, accessing in read (few fetches) and write to XRAM
Watchdog Timer is enabled and regularly serviced
RTC is running with main oscillator clock as reference, generating a tick interrupts every 192 clock cycles
Four channel of XPWM are running (waves period: 2, 2.5, 3 and 4 CPU clock cycles): no output toggling
Five General Purpose Timers are running in timer mode with prescaler equal to 8 (T2, T3, T4, T5, T6)
ADC is in Auto Scan Continuous Conversion mode on all 16 channels of Port5
All interrupts generated by XPWM, RTC, Timers and ADC are not serviced
Table 64.
DC characteristics (continued)
Symbol
Parameter
Test Condition
Limit Values
Unit
Min.
Max.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com