数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST10F273E 数据表(PDF) 149 Page - STMicroelectronics

部件名 ST10F273E
功能描述  16-bit MCU with 512 Kbyte Flash memory and 36 Kbyte RAM
PDF  179 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST10F273E 数据表(HTML) 149 Page - STMicroelectronics

Back Button ST10F273E Datasheet HTML 145Page - STMicroelectronics ST10F273E Datasheet HTML 146Page - STMicroelectronics ST10F273E Datasheet HTML 147Page - STMicroelectronics ST10F273E Datasheet HTML 148Page - STMicroelectronics ST10F273E Datasheet HTML 149Page - STMicroelectronics ST10F273E Datasheet HTML 150Page - STMicroelectronics ST10F273E Datasheet HTML 151Page - STMicroelectronics ST10F273E Datasheet HTML 152Page - STMicroelectronics ST10F273E Datasheet HTML 153Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 149 / 179 page
background image
ST10F273E
Electrical characteristics
149/179
Example 1
FXTAL = 4 MHz
P0(15:13) = ‘110’ (multiplication by 3)
PLL input frequency = 1 MHz
VCO frequency = 48 MHz
PLL output frequency = 12 MHz
(VCO frequency divided by 4)
FCPU = 12 MHz (no effect of Output Prescaler)
Example 2
FXTAL = 8 MHz
P0(15:13) = ‘100’ (multiplication by 5)
PLL input frequency = 2 MHz
VCO frequency = 80 MHz
PLL output frequency = 40 MHz (VCO frequency divided by 2)
FCPU = 40 MHz (no effect of Output Prescaler)
24.8.9
PLL jitter
The following terminology is hereafter defined:
Self referred single period jitter
Also called “Period Jitter”, it can be defined as the difference of the Tmax and Tmin,
where Tmax is maximum time period of the PLL output clock and Tmin is the minimum
time period of the PLL output clock.
Self referred long term jitter
Also called “N period jitter”, it can be defined as the difference of Tmax and Tmin, where
Tmax is the maximum time difference between N+1 clock rising edges and Tmin is the
minimum time difference between N+1 clock rising edges. Here N should be kept
sufficiently large to have the long term jitter. For N=1, this becomes the single period
jitter.
Jitter at the PLL output can be due to the following reasons:
Jitter in the input clock
Noise in the PLL loop
Jitter in the input clock
PLL acts like a low pass filter for any jitter in the input clock. Input Clock jitter with the
frequencies within the PLL loop bandwidth is passed to the PLL output and higher frequency
jitter (frequency > PLL bandwidth) is attenuated @20dB/decade.
Noise in the PLL loop
This contribution again can be caused by the following sources:
Device noise of the circuit in the PLL
Noise in supply and substrate.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com