 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
ADE9112 数据表(PDF) 28 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADE9112 数据表(HTML) 28 Page - Analog Devices |
|
|
28 / 55 page  Data Sheet ADE9103/ADE9112/ADE9113 THEORY OF OPERATION analog.com Rev. A | 28 of 55 pull-up resistor. In this configuration, a single pin on the host can sense if any one of the connected ADCs has generated an interrupt. The MASK0 registers configures what events within the STATUS0 register trigger the IRQ pin. The MASK1 register configures what events within the STATUS1 register trigger the STATUS1X bit in the STATUS0 register. Similarly, the MASK2 register configures which events in STATUS2 trigger the STATUS2X bit in the STATUS0 register, which means that with the combination of MASK0, MASK1 and MASK2, any bit from the STATUS0, STATUS1, and STATUS2 registers can trigger the IRQ pin. The RESET_DONE interrupt is nonmaskable and always triggers the IRQ pin. The EFUSE_MEM_ERR bit within the STATUS0 reg- ister is another example of a nonmaskable bit. The bits within STATUS2 can be masked with the MASK2 register because all of those faults cause action on the ISO side such as reset. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
