| 数据搜索系统,热门电子元器件搜索 |
|
WM8994ECS/R 数据表(PDF) 32 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
WM8994ECS/R 数据表(HTML) 32 Page - Cirrus Logic |
|
32 / 363 page ![]() WM8994 32 Rev 4.6 TYPICAL SIGNAL LATENCY OPERATING MODE TEST CONDITIONS LATENCY AIF1 AIF2 DIGITAL CORE AIF2 to DAC Stereo Path AIF2 EQ enabled, AIF2 3D enabled, AIF2 DRC enabled, SRC enabled fs=8kHz, Clock rate = 256fs fs=8kHz, Clock rate = 1536fs SYSCLK=AIF1CLK 1.4ms fs=48kHz, Clock rate = 256fs fs=8kHz, Clock rate = 1536fs SYSCLK=AIF1CLK 1.3ms fs=8kHz, Clock rate = 256fs fs=8kHz, Clock rate = 256fs SYSCLK=AIF1CLK 1.7ms fs=48kHz, Clock rate = 256fs fs=8kHz, Clock rate = 256fs SYSCLK=AIF1CLK 1.4ms ADC to AIF2 Stereo Path Digital Sidetone HPF enabled, AIF2 DRC enabled, AIF2 HPF enabled, SRC enabled fs=8kHz, Clock rate = 256fs fs=8kHz, Clock rate = 256fs SYSCLK=AIF1CLK 2.2ms fs=48kHz, Clock rate = 256fs fs=8kHz, Clock rate = 256fs SYSCLK=AIF1CLK 1.2ms Digital Sidetone HPF disabled, AIF2 DRC disabled, AIF2 HPF disabled, SRC disabled fs=8kHz, Clock rate = 1536fs SYSCLK=AIF2CLK 1.3ms Digital Sidetone HPF disabled, AIF2 DRC disabled, AIF2 HPF disabled, SRC enabled fs=48kHz, Clock rate = 256fs fs=8kHz, Clock rate = 1536fs SYSCLK=AIF1CLK 1.1ms Notes: 1. These figures are relevant to typical voice call modes, assuming AIF2 is connected to the baseband processor 2. The SRC (Sample Rate Converter) is enabled automatically whenever required |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |