数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TDA7546 数据表(PDF) 27 Page - STMicroelectronics

部件名 TDA7546
功能描述  Multichip module for TMC tuner applications
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

TDA7546 数据表(HTML) 27 Page - STMicroelectronics

Back Button TDA7546 Datasheet HTML 23Page - STMicroelectronics TDA7546 Datasheet HTML 24Page - STMicroelectronics TDA7546 Datasheet HTML 25Page - STMicroelectronics TDA7546 Datasheet HTML 26Page - STMicroelectronics TDA7546 Datasheet HTML 27Page - STMicroelectronics TDA7546 Datasheet HTML 28Page - STMicroelectronics TDA7546 Datasheet HTML 29Page - STMicroelectronics TDA7546 Datasheet HTML 30Page - STMicroelectronics TDA7546 Datasheet HTML 31Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 68 page
background image
TDA7546
Functional description
27/68
5.2
RDS decoder
5.2.1
Overview
The new RDS/RBDS processor contains all RDS/RBDS relevant functions on a single chip.
It recovers the inaudible RDS/RBDS information which are transmitted on most FM radio
broadcasting stations.
The oscillator frequency is 10.25MHz and is derived from the tuner. The fractional PLL must
be initialized through I2C/SPI interface to generate the internal 8.55 MHz or 8.664 MHz
reference clock (toll).
Due to an integrated 3rd order sigma delta converter, which samples the MPX signal, all
further processing is done in the digital. After filtering the highly over sampled output of the
A/D converter, the RDS/RBDS demodulator extracts the RDS data clock, RDS data signal
and the quality information. A next RDS/RBDS decoder will synchronize the bit wise RDS
stream to a group and block wise information. This processing includes an error detection
and error correction algorithm. In addition, an automatic flywheel control avoids overheads
in the data exchange between the RDS/RBDS processor and the host.
The device operates in accordance with the CENELEC Radio Data System (RDS)
specification EN50067.
5.2.2
Fractional PLL
Figure 4.
Fractional PLL
The fractional PLL (Figure 4) is used to generate from the XTI input clock one of the two
possible system clocks (fsys) 8.55 MHz or 8.664 MHz. For this a setting for the input diver
Phase
Comperator
& VCO
Input
Divider
Output
Divider
Fractional
Divider
PLL Controller
Mux
f(vco)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com