数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SLAS366 数据表(PDF) 19 Page - Texas Instruments

部件名 SLAS366
功能描述  SMARTDM™ Low-Power, Low-Voltage, 1.1-V to 3.6-V 1/0, 16-Bit, 26-KSPS Codec
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI2 [Texas Instruments]
网页  https://www.ti.com
标志 TI2 - Texas Instruments

SLAS366 数据表(HTML) 19 Page - Texas Instruments

Back Button SLAS366 Datasheet HTML 15Page - Texas Instruments SLAS366 Datasheet HTML 16Page - Texas Instruments SLAS366 Datasheet HTML 17Page - Texas Instruments SLAS366 Datasheet HTML 18Page - Texas Instruments SLAS366 Datasheet HTML 19Page - Texas Instruments SLAS366 Datasheet HTML 20Page - Texas Instruments SLAS366 Datasheet HTML 21Page - Texas Instruments SLAS366 Datasheet HTML 22Page - Texas Instruments SLAS366 Datasheet HTML 23Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 56 page
background image
3–7
FS is output for initial 132 MCLK and it must be kept low. DSP needs to keep FS low or 3-state for this period to avoid
contention on FS.
3.6.7
Asynchronous Sampling
(Codecs in cascade are sampled at different sampling frequency)
The AIC15s SMARTDM support different sampling frequency between the different codecs in cascade connecting
to a single serial port. In this case, all codecs are required to sample at the same frequency that is the frequency of
the FS signal. Then the desired sampling frequency of each codec is calculated by D2–D0 of control register 3.
Example: fs1 and fs2 are desired sampling rates for CODEC1 and CODEC2 respectively:
1.
FS = MCLK/(16xMxNxP)
2.
FS = n1 x fs1 (n1 = 1,2, 0, 8 defined in the control register 3 of CODEC1)
3.
FS = n2 x fs2 (n2 = 1,2, 0, 8 defined in the control register 3 of CODEC2)
For validating the conversion data from this operation:
For DAC: DSP need to give same data for n1 samples. CODEC1 picks one of n1 samples.
For ADC: CODEC1 gives same data for n1 samples. DSP should pick one of n1 samples.
SCLK
FSD
(Output)
DIN/DOUT
(16 Bit)
MSB
LSB
D15
D14
D2
D1
0
1
14
15
13
D0
FS
16 SCLKs
Figure 3–6. Timing Diagram for FSD Output
MCLK
DIN
DOUT
FS
SCLK
MCLK
DIN
DOUT
FS
SCLK
MCLK
DIN
DOUT
FS
SCLK
Slave 2
Slave 1
Slave 0
Master
MCLK
DIN
DOUT
FSD
SCLK
FSD
FSD
FS
CLKOUT
DX
DR
FSX
FSR
CLKX
CLKR
TMS320C5x
M/S
M/S
M/S
M/S
FSD
IOVDD
1 k
100 MHz Max
IOVDD
Figure 3–7. Cascade Connection (To DSP Interface)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com