| 数据搜索系统,热门电子元器件搜索 |
|
ADC12DL080CIVS/NOPB 数据表(PDF) 4 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
ADC12DL080CIVS/NOPB 数据表(HTML) 4 Page - Texas Instruments |
|
4 / 34 page ![]() VA VA VA VA AGND AGND VA AGND VA AGND ADC12DL080 SNAS345A – FEBRUARY 2006 – REVISED APRIL 2013 www.ti.com Pin Descriptions and Equivalent Circuits Pin No. Symbol Equivalent Circuit Description ANALOG I/O 15 VINA+ 2 VINB+ Differential analog input pins. With a 1.0V reference voltage the differential full-scale input signal level is 2.0 VP-P with each input pin voltage centered on a common mode voltage, VCM. The negative 16 VINA− input pins may be connected to VCM for single-ended operation, but 1 VINB− a differential input signal is required for best performance. This pin is used in conjunction with REFSEL/DCS (pin 11) to select the internal 1.0V reference, or as the external reference input. If VREF is tied HIGH, the internal 1.0V reference is selected. REFSEL/DCS must be LOW or tied to VRMA or VRMB. If a voltage in the range of 0.8V to 1.2V is applied to this pin, that 7 VREF voltage is used as the reference. VREF should be bypassed to AGND with a 0.1 µF low ESL capacitor when an external reference is used. The nominal external reference voltage is 1.0V but values in the range of 0.8V to 1.2V may be used. REFSEL/DCS must be HIGH or REFSEL/DCStied to VRMA or VRMB. See Table 3 in for more information. This pin is used in conjunction with VREF (pin 7) to select the reference source and turn the Duty Cycle Stabilizer (DCS) on or off. When REFSEL/DCS is LOW and VREF is HIGH, the internal 1.0V reference is selected and DCS is On. 11 REFSEL/DCS When REFSEL/DCS is HIGH, an external reference voltage in the range of 0.8V to 1.2V should be applied to the VREF input. DCS is On. With this pin connected to VRMA or VRMB, DCS is Off. See Table 3 in REFSEL/DCS for more information. 13 VRPA 5 VRPB 14 VRMA 4 VRMB These are reference bypass pins. These pins should each be bypassed to ground with a 0.1 µF capacitor. A 10 µF capacitor should be placed between the VRPA and VRNA pins and between the VRPB and VRNB pins. 12 VRNA These pins should not be loaded. 6 VRNB 4 Submit Documentation Feedback Copyright © 2006–2013, Texas Instruments Incorporated Product Folder Links: ADC12DL080 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |