TLV2341IP datasheet(49/53 Pages) TI2

49 / 53 page

–

2.5 V

TA = 25°C

f = 1 kHz

VI(PP) = 1 V

– 2.5 V

–

P +

DD *

F )

L )

IP = Pullup Current

Required by the

Operational Amplifier

(typically 500

µA)

VDD

Figure 103. Resistive Pullup to Increase VOH

Figure 104. Test Circuit for Output Characteristics

TLV2341, TLV2341Y

LinCMOS

™ PROGRAMMABLE LOW-VOLTAGE

OPERATIONAL AMPLIFIERS

SLOS110A – MAY 1992 – REVISED AUGUST 1994

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

APPLICATION INFORMATION

design be forward biased. Applied input and output voltage should not exceed the supply voltage by more that

300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients

should be shunted by the use of decoupling capacitors (0.1

µF typical) located across the supply rails as close

to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can

be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply

voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the

forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of

latch-up occurring increases with increasing temperature and supply voltages.

output characteristics

The output stage of the TLV2341 is designed to

sink and source relatively high amounts of current

(see Typical Characteristics). If the output is

subjected

short-circuit

condition,

this

high-current capability can cause device damage

under certain conditions. Output current capability

increases with supply voltage.

Although the TLV2341 possesses excellent

high-level output voltage and current capability,

methods are available for boosting this capability

if needed. The simplest method involves the use

of a pullup resistor (RP) connected from the output

to the positive supply rail (see Figure 103). There

are two disadvantages to the use of this circuit.

First, the NMOS pulldown transistor N4 (see

equivalent schematic) must sink a comparatively

large amount of current. In this circuit, N4 behaves

like a linear resistor with an on resistance between

approximately 60

Ω and 180 Ω, depending on

how hard the operational amplifier input is driven.

With very low values of RP, a voltage offset from

0 V at the output occurs. Secondly, pullup resistor

RP acts as a drain load to N4 and the gain of the

operational amplifier is reduced at output voltage

levels where N5 is not supplying the output

current.

All operating characteristics of the TLV2341 are measured using a 20-pF load. The device drives higher

capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower

frequencies thereby causing ringing, peaking, or even oscillation (see Figures 105, 106 and 107). In many

cases, adding some compensation in the form of a series resistor in the feedback loop alleviates the problem.

TLV2341IP 数据表(PDF) 49 Page - Texas Instruments

TLV2341IP 数据表(HTML) 49 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53

数据表下载