ST10F271Z1 datasheet(79/185 Pages) STMICROELECTRONICS

79 / 185 page

ST10F271Z1

System reset

79/185

V18 and ground: the internal 1.8V drivers are sized to drive

currents of several tens of Ampere, so the current shall be

limited by the external hardware. The limit of current is

imposed by power dissipation considerations (Refer to

Electrical Characteristics Section).

In next Figures 17 and 18 Asynchronous Power-on timing diagrams are reported,

respectively with boot from internal or external memory, highlighting the reset phase

extension introduced by the embedded Flash module when selected.

Note:

Never power the device without keeping RSTIN pin grounded: the device could enter in

unpredictable states, risking also permanent damages.

Figure 17.

Asynchronous power-on RESET (EA = 1)

RSTF

P0[15:13]

P0[12:2]

transparent

P0[1:0]

not t.

not transparent

FLARST

V18

XTAL1

...

≤ 2 TCL

RST

≤ 1 ms

Latching point of Port0 for

system start-up configuration

VDD

≥ 1 ms (for on-chip VREG stabilization)

RPD

IBUS-CS

≤ 1.2 ms (for resonator oscillation + PLL stabilization)

≤ 10.2 ms (for crystal oscillation + PLL stabilization)

RSTIN

(After Filter)

≤ 500 ns

≥ 50 ns

7 TCL

3..4 TCL

(Internal)

not t.

ST10F271Z1 数据表(PDF) 79 Page - STMicroelectronics

ST10F271Z1 数据表(HTML) 79 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载