ST10F271Z1 datasheet(21/185 Pages) STMICROELECTRONICS

21 / 185 page

ST10F271Z1

Memory organization

21/185

external memory interface, using the BUSCONx register corresponding to address

matching ADDRSELx register.

After reset the XRAM2 is mapped from address 09’0000h.

XRAM2 represents also the Stand-by RAM, which can be maintained biased through EA /

VSTBY pin when main supply VDD is turned off.

As the XRAM appears like external memory, it cannot be used as system stack or as

addressable.

ST10F271 XRAM: 8 K + 2 Kbytes of XRAM

The XRAM1 (2 Kbytes) address range is 00’E000h - 00’E7FFh if enabled.

The XRAM2 (8 Kbytes) address range is after reset 09’0000h - 09’1FFFh and is mirrored

every 16 Kbyte boundary.

SFR/ESFR: 1024 Bytes (2 x 512 Bytes) of address space is reserved for the special

function register areas. SFRs are Wordwide registers which are used to control and to

monitor the function of the different on-chip units.

CAN1: Address range 00’EF00h - 00’EFFFh is reserved for the CAN1 Module access. The

CAN1 is enabled by setting XPEN bit 2 of the SYSCON register and by setting CAN1EN bit

0 of the XPERCON register. Accesses to the CAN Module use demultiplexed addresses

and a 16-bit data bus (only word accesses are possible). Two wait states give an access

time of 62.5ns at 64MHz CPU clock. No tri-state wait states are used.

CAN2: Address range 00’EE00h - 00’EEFFh is reserved for the CAN2 Module access. The

CAN2 is enabled by setting XPEN bit 2 of the SYSCON register and by setting CAN2EN bit

1 of the new XPERCON register. Accesses to the CAN Module use demultiplexed

addresses and a 16-bit data bus (only word accesses are possible). Two wait states give an

access time of 62.5ns at 64MHz CPU clock. No tri-state wait states are used.

Note:

If one or the two CAN modules are used, Port 4 cannot be programmed to output all 8

segment address lines. Thus, only 4 segment address lines can be used, reducing the

external memory space to 5 Mbytes (1 Mbyte per CS line).

RTC: Address range 00’ED00h - 00’EDFFh is reserved for the RTC Module access. The

RTC is enabled by setting XPEN bit 2 of the SYSCON register and bit 4 of the XPERCON

(only word accesses are possible). Two waitstates give an access time of 62.5ns at 64MHz

CPU clock. No tristate waitstate is used.

PWM1: Address range 00’EC00h - 00’ECFFh is reserved for the PWM1 Module access.

The PWM1 is enabled by setting XPEN bit 2 of the SYSCON register and bit 6 of the

XPERCON register. Accesses to the PWM1 Module use demultiplexed addresses and a 16-

bit data bus (only word accesses are possible). Two waitstates give an access time of

62.5ns at 64MHz CPU clock. No tristate waitstate is used. Only word access is allowed.

ASC1: Address range 00’E900h - 00’E9FFh is reserved for the ASC1 Module access. The

ASC1 is enabled by setting XPEN bit 2 of the SYSCON register and bit 7 of the XPERCON

(only word accesses are possible). Two waitstates give an access time of 62.5 ns at 64 MHz

CPU clock. No tristate waitstate is used.

ST10F271Z1 数据表(PDF) 21 Page - STMicroelectronics

ST10F271Z1 数据表(HTML) 21 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载