数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

L9924L 数据表(PDF) 69 Page - STMicroelectronics

部件名 L9924L
功能描述  Automotive vehicle conform truck car alternator regulator IC with LIN
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

L9924L 数据表(HTML) 69 Page - STMicroelectronics

Back Button L9924L Datasheet HTML 65Page - STMicroelectronics L9924L Datasheet HTML 66Page - STMicroelectronics L9924L Datasheet HTML 67Page - STMicroelectronics L9924L Datasheet HTML 68Page - STMicroelectronics L9924L Datasheet HTML 69Page - STMicroelectronics L9924L Datasheet HTML 70Page - STMicroelectronics L9924L Datasheet HTML 71Page - STMicroelectronics L9924L Datasheet HTML 72Page - STMicroelectronics L9924L Datasheet HTML 73Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 84 page
background image
DocID028840 Rev 3
69/84
L9924L
SPI interface
83
The bits of this register are write only (WO) and their value isn’t latched: any successive
read attempt returns 0.
A write access to a locked bit must be preceded by the relevant unlock operation: if a
read/write access to any other register is done the unlock condition is lost and a write
access to a locked bit will have no effect.
12.4.11
SYSTEM OPERATION register [0x02]
By writing this register it is possible to configure the system behavior related to watchdog
and reset. The configuration bits are locked and any write access must be preceded by an
unlock operation.
Table 52. SYSTEM OPERATION register [0x02]
Bit
Register name
Reset value
Description
13
Reserved
-
12
SEL24V_EN (LOCKED)
0
Set this bit to configure 24V support. This
option is possible only if the relevant OTP
bit is set
11
Reserved
-
10
Reserved
-
9
WDG_INIT_ENABLE (LOCKED)
0/1(1)
1. On power on reset the value of these bit is 0, on wakeup the bits maintain the last programmed values (if
any); these bits are not cleared by the SW reset command.
Write 1 to disable the initial 500 ms
watchdog timeout
8
WDG_FAIL_REST_uC
(LOCKED)
0/1(1)
When 0 a watchdog failure can only switch
the power stage off, when 1 a watchdog
failure switches the power stage off and
resets the microcontroller
7-5
Reserved
-
4
Apply EPONA Cfg-REGs SW
Reset (LOCKED)
0(2)
2. After a SW reset the Watchdog is also initialized and, if not previously disabled, must be programmed and
refreshed to avoid a watchdog error occurrence.
Write 1 to force a default condition (SW
RESET) corresponding to the reset status.
This command doesn't clear the content of
bits 8 and 9 and doesn't clear the content of
read and read and clear bits.
3-1
Reserved
-
0
POWER_OFF (LOCKED)(3)
3.
The POWER_OFF command is ignored if at least one, among the enabled wake-up sources (see register
0x04) is active. It's up to the application SW ti implement the appropriate power off sequence
0
Writing 1 the system enters standby mode if
no key input is active.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com