M41ST87W

List of figures

DocID9497 Rev 11

5/54

List of figures

Figure 1: Logic diagram ..............................................................................................................................7

Figure 2: 28-pin, 300 mil SOIC connections ...............................................................................................8

Figure 3: 20-pin, SSOP connections ..........................................................................................................8

Figure 4: Block diagram ............................................................................................................................10

Figure 5: Hardware hookup ......................................................................................................................11

Figure 6: Serial bus data transfer sequence.............................................................................................14

Figure 7: Acknowledgement sequence.....................................................................................................14

Figure 8: Bus timing requirements sequence ...........................................................................................14

Figure 9: Slave address location ..............................................................................................................16

Figure 10: READ mode sequence ............................................................................................................16

Figure 11: Alternate READ mode sequence ............................................................................................16

Figure 12: WRITE mode sequence ..........................................................................................................17

Figure 13: WRITE cycle timing: RTC and external SRAM control signals ...............................................17

Figure 14: Tamper detect connection options ..........................................................................................19

Figure 15: Basic tamper detect options ....................................................................................................20

Figure 16: Tamper detect output options..................................................................................................20

Figure 17: Tamper detect sampling options .............................................................................................22

Figure 18: Tamper current options ...........................................................................................................23

Figure 19: Tamper output timing (with CLR1EXT or CLR2EXT = '1') - available in SOX28 package only

..................................................................................................................................................................23

Figure 20: RAM clear hardware hookup (SOX28 package only) .............................................................24

Figure 21: Low-pass filter implementation for noise immunity..................................................................26

Figure 22: Crystal accuracy across temperature ......................................................................................32

Figure 23: Calibration waveform ...............................................................................................................32

Figure 24: Alarm interrupt reset waveform ...............................................................................................33

Figure 25: Backup mode alarm waveform ................................................................................................34

Figure 26:

������������������������������������������������������������������������and������������������������������������������������������������������������timingwaveforms..................................................................................36

Figure 27: AC testing input/output waveforms..........................................................................................42

Figure 28: Power down/up mode AC waveforms .....................................................................................45

Figure 29: SOX28 – 28-lead plastic small outline, 300 mils, embedded crystal package outline ............46

Figure 30: SSOP20 – 20-lead, shrink, small outline package outline ......................................................48

Figure 31: Carrier tape for SOX28 package .............................................................................................49

Figure 32: Carrier tape for SSOP20 package...........................................................................................50

Figure 33: Reel schematic ........................................................................................................................51