M41ST87YMX6F datasheet(24/54 Pages) STMICROELECTRONICS

部件名	M41ST87YMX6F

功能描述	5.0 and 3.3/3.0 V secure serial RTC and NVRAM supervisor with tamper detection and 128 bytes of clearable NVRAM

PDF	54 Pages

Scroll/Zoom	100%

制造商	STMICROELECTRONICS [STMicroelectronics]

网页	http://www.st.com

标志

24 / 54 page

Operating modes

M41ST87W

24/54

DocID9497 Rev 11

Table 6: Tamper detect timing

Symbol

Parameter

CLRPW1

CLRPW0

Min

Typ

Max

Unit

tCLRD

(1)

Tamper RAM clear ext delay

1.0

(2)

1.5

2.0

tCLR

Tamper clear timing

Notes:

(1)With input capacitance = 70 pF and resistance = 50 Ω.

(2)

If the OF bit is set, tCLRD(min) = 0.5 ms.

Figure 20: RAM clear hardware hookup (SOX28 package only)

Most inverting charge pumps drive OUT to ground when device shut down is enabled

(

SHDN=logiclow).Therefore,ann-channelenhancementmodeMOSFETshouldbe

used to isolate the OUT pin from the VOUT of the M41ST87.

In order to avoid turning on an on-chip parasitic diode when driving VOUT negative, a p-

channel enhancement mode MOSFET should be used to isolate the VOUT pin from the

negative voltage generated by the inverting charge pump.

VCC

PFO1

SCL

M41ST87Y/W

WDI

RSTIN1

RSTIN2

PFI1

PFI2

VSS

VBAT

F32k

IRQ/OUT

SQW/FT

RST

VOUT

ECON

SDA

CAP+ CAP–

Inverting

Charge

Pump

SHDN

OUT

TP1IN

TPCLR

TP2IN

Pushbutton

Reset

PFO2

Low-Power

SRAM

VCC

Negative Output

(–1 x VIN)

To RST

To LED Display

(2)

(1)

To NMI

To INT

To 32kHz

Inhibit

Regulator

VCC

VIN

M41ST87YMX6F 数据表(PDF) 24 Page - STMicroelectronics

M41ST87YMX6F 数据表(HTML) 24 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

数据表下载