IS25LE01G-RILA3 datasheet(38/186 Pages) ISSI

38 / 186 page

IS25LE01G

IS25WE01G

Integrated Silicon Solution, Inc.- www.issi.com

Rev. A6

01/14/2025

6.6.6 DATA LEARNING PATTERN REGISTER

Related Commands: Read DLP (RDDLP 41h), Program Non-Volatile DLP Register (PNVDLR 43h), Write Volatile

DLP Register (WRVDLR 4Ah).

The Data Learning Pattern (DLP) resides in an 8-bit NON-Volatile Data Learning Register (NVDLR) as well as an

8-bit Volatile Data Learning Register (VDLR). When shipped from the factory, default value is 00h.

A copy of the data pattern in NVDLR will also be written to the VDLR. The VDLR can be written to at any time, but

on power cycles the data pattern will return back to data pattern in NVDLR.

During Data Training phase, DLP will come from VDLR.

Table 6.24 Non-Volatile Data Learning Register (NVDLR)

Bit

Name

Definition

Default

Read-

/Write

Type

7:0

NVDLP

Non-Volatile Data Learning Pattern:

The value that may be transferred to the host during DDR

read command latency (dummy) cycles to provide a training

pattern to help the host more accurately center the data

capture point in the received data bits.

00h

R/W

Non-Volatile

Table 6.25 Volatile Data Learning Register (VDLR)

Bit

Name

Definition

Default

Read-

/Write

Type

7:0

VDLP

Volatile Data Learning Pattern:

Volatile copy of the NVDLP used to enable and deliver

the

Data Learning Pattern to the outputs. The VDLP may be

changed by the host during system operation.

Takes the

value of

NVDLR

during POR or

Reset

R/W

Volatile

IS25LE01G-RILA3 数据表(PDF) 38 Page - Integrated Silicon Solution, Inc

IS25LE01G-RILA3 数据表(HTML) 38 Page - Integrated Silicon Solution, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载