L7250 datasheet(9/46 Pages) STMICROELECTRONICS

9 / 46 page

9/46

L7250

ADC AUXILIARY INPUT

AUX_ran

ge0

Input range 0

Reg06H ‘b3’ = 0

Referred to Vref25

±1

AUX_ran

ge1

Input range 1

Reg06H ‘b3’ = 1

Referred to Vref25

±2.25

AUX_Ibias Input bias

-100

100

µA

VCM VOLTAGE AMPLIFIER

Volt_gain

Voltage gain

0.165

V/V

Volt_off

Input offset

-15

+15

Volt

_cmrr

Common mode rejection ratio

f < 10 KHz, tested at DC only

CMRR=AV DIFF/AV CM

Volt

_svrr

supply voltage rejection ratio

f < 10 KHz, tested at DC only

BEMF processor amplifier

CalCoar

seIn

Calcoarse voltage input range

0.5

Gain1

First stage gain

Vcontrol = 1.25 V

1.91

V/V

Gain2

Second stage gain

V/V

Offset

Residual input offset after

calibration

Vcontrol = 1.25V

(Measured between VCMN and

SNS_P pins)

-3

Rout

BEMF amp output resistance (pin

31)

500

ohm

ULOAD @ POR

Timer1_V

Timer1 Charging Voltage

2.5

Timer1_I Timer1 Discharging Current

µA

Timer1_T

Timer1 Low threshold

0.2

VOLTAGE REGULATORS

1.8 AND 3.3 LINEAR REGULATOR

V18 feed 1.8V feedback Voltage

-5%

1.25

+5%

V33 OUT 3.3V Output Voltage

-5%

3.3

+5%

ELECTRICAL CHARACTERISTCS (continued)

POWER SUPPLY [VCC5 & VCV] VCC5 = 5V ±10%, VCV = 12V ±10%. Tamb = 25°C (unless otherwise specified)

Symbol

Parameter

Test Condition

Min.

Typ.

Max.

Unit

L7250 数据表(PDF) 9 Page - STMicroelectronics

L7250 数据表(HTML) 9 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

数据表下载