数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

M28C64 数据表(PDF) 7 Page - STMicroelectronics

部件名 M28C64
功能描述  64 Kbit 8K x 8 Parallel EEPROM With Software Data Protection
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

M28C64 数据表(HTML) 7 Page - STMicroelectronics

Back Button M28C64 Datasheet HTML 3Page - STMicroelectronics M28C64 Datasheet HTML 4Page - STMicroelectronics M28C64 Datasheet HTML 5Page - STMicroelectronics M28C64 Datasheet HTML 6Page - STMicroelectronics M28C64 Datasheet HTML 7Page - STMicroelectronics M28C64 Datasheet HTML 8Page - STMicroelectronics M28C64 Datasheet HTML 9Page - STMicroelectronics M28C64 Datasheet HTML 10Page - STMicroelectronics M28C64 Datasheet HTML 11Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 24 page
background image
7/24
M28C64
Table 5. Chip Erase AC Characteristics1 for M28C64 and M28C64-xxW
(TA = 0 to 70 °C or –40 to 85 °C or –40 to 125 °C; VCC = 4.5 to 5.5 V)
(TA = 0 to 70 °C or –40 to 85 °C; VCC = 2.7 to 3.6 V)
Note: 1. Sampled only, not 100% tested.
Symbol
Parameter
Test Condition
Min.
Max.
Unit
tELWL
Chip Enable Low to Write Enable Low
G= VCC +7V
1
µs
tWHEH
Write Enable High to Chip Enable High
G = VCC +7V
0
ns
tWLWH2
Write Enable Low to Write Enable High
G= VCC +7V
10
ms
tGLWH
Output Enable Low to Write Enable High
G= VCC +7V
1
µs
tWHRH
Write Enable High to Write Enable Low
G = VCC +7V
3
ms
throughout this write operation: it is inverted while
the internal write operation is underway, and is
inverted back to its original value once the
operation is complete.
Toggle bit (DQ6). The device offers another way
for determining when the internal write cycle is
completed. During the internal Erase/Write cycle,
DQ6 toggles from ’0’ to ’1’ and ’1’ to ’0’ (the first
read value being ’0’) on subsequent attempts to
read any byte of the memory. When the internal
write cycle is complete, the toggling is stopped,
and the values read on DQ7-DQ0 are those of the
addressed memory byte. This indicates that the
device is again available for new Read and Write
operations.
Page Load Timer Status bit (DQ5). An internal
timer is used to measure the period between
successive
Write
operations,
up
to
tWLQ5H
(defined in Table 10A to Table 10C). The DQ5 line
is held low to show when this timer is running
(hence showing that the device has received one
write operation, and is waiting for the next). The
DQ5 line is held high when the counter has
overflowed (hence showing that the device is now
starting the internal write to the memory array).
Ready/Busy pin. The RB pin is an open drain
output that is held low during the erase/write cycle,
and that is released (allowed to float) at the
completion of the programming cycle.
Figure 7. Chip Erase AC Waveforms (M28C64 and M28C64-xxW)
AI01484B
E
G
W
tWLWH2
tELWL
tGLWH
tWHRH
tWHEH



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com