| 数据搜索系统,热门电子元器件搜索 |
|
M48T35AY 数据表(PDF) 4 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M48T35AY 数据表(HTML) 4 Page - STMicroelectronics |
|
4 / 19 page ![]() M48T35AY, M48T35AV 4/19 READ MODE The M48T35AY/35AV is in the Read Mode when- ever W (Write Enable) is high and E (Chip Enable) is low. The unique address specified by the 15 Ad- dress Inputs defines which one of the 32,768 bytes of data is to be accessed. Valid data will be avail- able at the Data I/O pins within Address Access time (tAVQV) after the last address input signal is stable, providing that the E and G access times are also satisfied. If the E and G access times are not met, valid data will be available after the latter of the Chip Enable Access time (tELQV) or Output Enable Access time (tGLQV). The state of the eight three-state Data I/O signals is controlled by E and G. If the outputs are activat- ed before tAVQV, the data lines will be driven to an indeterminate state until tAVQV. If the Address In- puts are changed while E and G remain active, output data will remain valid for Output Data Hold time (tAXQX) but will go indeterminate until the next Address Access. WRITE MODE The M48T35AY/35AV is in the Write Mode when- ever W and E are low. The start of a write is refer- enced from the latter occurring falling edge of W or E. A write is terminated by the earlier rising edge of W or E. The addresses must be held valid throughout the cycle. E or W must return high for a minimum of tEHAX from Chip Enable or tWHAX from Write Enable prior to the initiation of another read or write cycle. Data-in must be valid tDVWH prior to the end of write and remain valid for tWHDX afterward. G should be kept high during write cy- cles to avoid bus contention; although, if the output bus has been activated by a low on E and G, a low on W will disable the outputs tWLQZ after W falls. Figure 3. Block Diagram AI01623 LITHIUM CELL OSCILLATOR AND CLOCK CHAIN VPFD VCC VSS 32,768 Hz CRYSTAL VOLTAGE SENSE AND SWITCHING CIRCUITRY 8 x 8 BiPORT SRAM ARRAY 32,760 x 8 SRAM ARRAY A0-A14 DQ0-DQ7 E W G POWER |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |