数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

APM32F103CBT6-R 数据表(PDF) 19 Page - Geehy Semiconductor Co., Ltd.

部件名 APM32F103CBT6-R
功能描述  Arm® Cortex® -M3 based 32-bit MCU
PDF  78 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  GEEHY [Geehy Semiconductor Co., Ltd.]
网页  https://global.geehy.com/
标志 GEEHY - Geehy Semiconductor Co., Ltd.

APM32F103CBT6-R 数据表(HTML) 19 Page - Geehy Semiconductor Co., Ltd.

Back Button APM32F103CBT6-R Datasheet HTML 15Page - Geehy Semiconductor Co., Ltd. APM32F103CBT6-R Datasheet HTML 16Page - Geehy Semiconductor Co., Ltd. APM32F103CBT6-R Datasheet HTML 17Page - Geehy Semiconductor Co., Ltd. APM32F103CBT6-R Datasheet HTML 18Page - Geehy Semiconductor Co., Ltd. APM32F103CBT6-R Datasheet HTML 19Page - Geehy Semiconductor Co., Ltd. APM32F103CBT6-R Datasheet HTML 20Page - Geehy Semiconductor Co., Ltd. APM32F103CBT6-R Datasheet HTML 21Page - Geehy Semiconductor Co., Ltd. APM32F103CBT6-R Datasheet HTML 22Page - Geehy Semiconductor Co., Ltd. APM32F103CBT6-R Datasheet HTML 23Page - Geehy Semiconductor Co., Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 78 page
background image
w w w. g e e h y. c o m
P a g e 18
Region
Start address
Peripheral name
APB2 bus
0x4001 1800
Port E
APB2 bus
0x4001 1C00
Reserved
APB2 bus
0x4001 2400
ADC1
APB2 bus
0x4001 2800
ADC2
APB2 bus
0x4001 2C00
TMR1
APB2 bus
0x4001 3000
SPI1
APB2 bus
0x4001 3400
Reserved
APB2 bus
0x4001 3800
USART1
APB2 bus
0x4001 3C00
Reserved
AHB bus
0x4002 0000
DMA
AHB bus
0x4002 0400
Reserved
AHB bus
0x4002 1000
RCM
AHB bus
0x4002 1400
Reserved
AHB bus
0x4002 2000
Flash interface
AHB bus
0x4002 2400
Reserved
AHB bus
0x4002 3000
CRC
AHB bus
0x4002 3400
Reserved
AHB bus
0xA000 0000
QSPI
0xA000 2000
Reserved
4.1.2
Startup configuration
At startup, the user can select one of the following three startup modes by setting the Boot pin:
Startup from main memory
Startup from system memory
Startup from built-in SRAM
Boot loader is stored in the system memory. With it, users can reprogram flash memory
through USART1.
4.2
Core
APM32F103xB core is Arm® Cortex®-M3, with working frequency of 96MHz, compatible with
mainstream Arm tools and software.
4.3
Interrupt controller
4.3.1
Nested Vector Interrupt Controller (NVIC)
It embeds a nested vector interrupt controller (NVIC) and NVIC can handle up to 49 maskable
interrupt channels (not including16 interrupt lines of Cortex®-M3) and 16 priority levels. The
interrupt vector entry address can be directly transmitted to the core, so that the interrupt
response processing with low delay can give priority to the late higher priority interrupt.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com