APM32F103CBT6-R datasheet(46/78 Pages) GEEHY

46 / 78 page

w w w. g e e h y. c o m

P a g e 45

5.11

Communication peripherals

5.11.1 I2C peripheral characteristics

Table37 I2C Interface Characteristics (TA=25

℃, V

DD=3.3V)

Symbol

Parameter

Standard I2C (1)

Standard I2C (1) (2)

Unit

Minimum

value

Maximu

m value

Minimum

value

Maximu

m value

tw(SCLL)

SCL clock low time

4.7

1.3

μs

tw(SCLH)

SCL clock high time

4.0

0.6

tsu(SDA)

SDA setup time

250

100

th(SDA)

SDA data hold time

0(3)

0(4)

9003)

tr(SDA)

tr(SCL)

SDA and SCL rise time

1000

20+0.1Cb

300

tf(SDA)

tf(SCL)

SDA and SCL fall time

300

th(STA)

Start condition hold time

4.0

0.6

μs

tsu(STA)

Setup time of repeated start condition

4.7

0.6

tsu(STO)

Setup time of stop condition

4.0

0.6

μs

tw(STO:STA)

Time from stop condition to start

condition (the bus is idle)

10.86

3.85

μs

Guaranteed by design and not tested in production.

To achieve the maximum frequency of I2C in standard mode, fPCLK1 must be greater than 2MHz.

To achieve maximum frequency of I2C in fast mode, fPCLK1 must be greater than 4MHz.

If you do not want to prolong the low-level time of SCL signal, the maximum hold time of the start

condition must be met.

In order to cross the undefined area of the falling edge of SCL, the SDA signal must have a hold

time of at least 300ns in the MCU.

APM32F103CBT6-R 数据表(PDF) 46 Page - Geehy Semiconductor Co., Ltd.

APM32F103CBT6-R 数据表(HTML) 46 Page - Geehy Semiconductor Co., Ltd.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

数据表下载