数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

APM32F103CBT6-R 数据表(PDF) 36 Page - Geehy Semiconductor Co., Ltd.

部件名 APM32F103CBT6-R
功能描述  Arm® Cortex® -M3 based 32-bit MCU
PDF  78 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  GEEHY [Geehy Semiconductor Co., Ltd.]
网页  https://global.geehy.com/
标志 GEEHY - Geehy Semiconductor Co., Ltd.

APM32F103CBT6-R 数据表(HTML) 36 Page - Geehy Semiconductor Co., Ltd.

Back Button APM32F103CBT6-R Datasheet HTML 32Page - Geehy Semiconductor Co., Ltd. APM32F103CBT6-R Datasheet HTML 33Page - Geehy Semiconductor Co., Ltd. APM32F103CBT6-R Datasheet HTML 34Page - Geehy Semiconductor Co., Ltd. APM32F103CBT6-R Datasheet HTML 35Page - Geehy Semiconductor Co., Ltd. APM32F103CBT6-R Datasheet HTML 36Page - Geehy Semiconductor Co., Ltd. APM32F103CBT6-R Datasheet HTML 37Page - Geehy Semiconductor Co., Ltd. APM32F103CBT6-R Datasheet HTML 38Page - Geehy Semiconductor Co., Ltd. APM32F103CBT6-R Datasheet HTML 39Page - Geehy Semiconductor Co., Ltd. APM32F103CBT6-R Datasheet HTML 40Page - Geehy Semiconductor Co., Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 78 page
background image
w w w. g e e h y. c o m
P a g e 35
5.5.2.2
Low-speed internal (LSICLK) RC oscillator
Table22 LSICLK Oscillator Characteristics (1)
Symbol
Parameter
Minimum
value
Typical
value
Maximum
value
Unit
fLSICLK
Frequency (VDD=2-3.6V, TA=-40~105
℃)
30
40
50
KHz
tSU(LSICLK)
Startup time of LSICLK oscillator, (VDD=3.3V,
TA=-40~105
℃)
-
-
60
μs
IDD(LSICLK)
Power consumption of LSICLK oscillator,
(VDD=3.3V,TA=-40~105
℃)
-
0.65
1.2
μA
Note: The data are obtained from a comprehensive evaluation and are not tested in production.
5.5.3
PLL Characteristics
Table23 PLL Characteristics
Symbol
Parameter
Value
Unit
Minimum
value
Typical
value
Maximum
(1)
fPLL_IN
PLL input clock (2)
2
8
25
MHz
PLL input clock duty cycle
40
-
60
%
fPLL_OUT
PLL frequency doubling output clock
(VDD = 3.3V,TA = -40~105
℃)
16
-
96
MHz
tLOCK
PLL phase locking time
-
-
105
μs
1.
The data are obtained from a comprehensive evaluation and are not tested in production.
2.
Note that appropriate multiplication factor shall be used so that the PLL input clock frequency is
consistent with the range determined by fPLL_OUT.
5.6
Power supply and power supply management
5.6.1
Test of Embedded Reset and Power Control Module Characteristics
Table24 Embedded Reset and Power Control Module Characteristics (TA=25℃) (-40℃~105℃) (1)
Symbol
Parameter
Condition
Minimum
value
Typical
value
Maximum
value
Unit
VPVD(3)
Programmable power
supply voltage
detector voltage level
selection
PLS[2:0]=000 (rising edge)
2.17
2.20
2.24
V
PLS[2:0]=000 (falling edge)
2.07
2.10
2.12
V
PLS[2:0]=001 (rising edge)
2.28
2.30
2.32
V
PLS[2:0]=001 (falling edge)
2.16
2.20
2.22
V
PLS[2:0]=010 (rising edge)
2.38
2.41
2.44
V
PLS[2:0]=010 (falling edge)
2.27
2.30
2.32
V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com