RA4M3 datasheet(13/98 Pages) RENESAS

13 / 98 page

Table 1.15

Pin functions (2 of 4)

Function

Signal

I/O

Description

GPT

GTETRGA, GTETRGB,

GTETRGC, GTETRGD

Input

External trigger input pins

GTIOCnA, GTIOCnB

I/O

Input capture, output compare, or PWM output pins

GTIU

Input

Hall sensor input pin U

GTIV

Input

Hall sensor input pin V

GTIW

Input

Hall sensor input pin W

GTOUUP

Output

3-phase PWM output for BLDC motor control (positive U phase)

GTOULO

Output

3-phase PWM output for BLDC motor control (negative U phase)

GTOVUP

Output

3-phase PWM output for BLDC motor control (positive V phase)

GTOVLO

Output

3-phase PWM output for BLDC motor control (negative V phase)

GTOWUP

Output

3-phase PWM output for BLDC motor control (positive W phase)

GTOWLO

Output

3-phase PWM output for BLDC motor control (negative W phase)

AGT

AGTEEn

Input

External event input enable signals

AGTIOn

I/O

External event input and pulse output pins

AGTOn

Output

Pulse output pins

AGTOAn

Output

Output compare match A output pins

AGTOBn

Output

Output compare match B output pins

RTC

RTCOUT

Output

Output pin for 1-Hz or 64-Hz clock

RTCICn

Input

Time capture event input pins

SCI

SCKn

I/O

Input/output pins for the clock (clock synchronous mode)

RXDn

Input

Input pins for received data (asynchronous mode/clock synchronous

mode)

TXDn

Output

Output pins for transmitted data (asynchronous mode/clock

synchronous mode)

CTSn_RTSn

I/O

Input/output pins for controlling the start of transmission and

reception (asynchronous mode/clock synchronous mode), active-

low.

CTSn

Input

Input for the start of transmission.

SCLn

I/O

Input/output pins for the IIC clock (simple IIC mode)

SDAn

I/O

Input/output pins for the IIC data (simple IIC mode)

SCKn

I/O

Input/output pins for the clock (simple SPI mode)

MISOn

I/O

Input/output pins for slave transmission of data (simple SPI mode)

MOSIn

I/O

Input/output pins for master transmission of data (simple SPI mode)

RXDXn

Input

Input pins for received data (Extended Serial Mode)

TXDXn

Output

Output pins for transmitted data (Extended Serial Mode)

SIOXn

I/O

Input/output pins for received or transmitted data (Extended Serial

Mode)

SSn

Input

Chip-select input pins (simple SPI mode), active-low

IIC

SCLn

I/O

Input/output pins for the clock

SDAn

I/O

Input/output pins for data

RA4M3 Datasheet

1. Overview

R01DS0368EJ0150 Rev.1.50

Apr 25, 2025

Page 13 of 98

RA4M3 数据表(PDF) 13 Page - Renesas Technology Corp

RA4M3 数据表(HTML) 13 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98

数据表下载

链接网址

RA4M3 数据表(PDF) 13 Page - Renesas Technology Corp

RA4M3 数据表(HTML) 13 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98

数据表 下载

链接网址

数据表下载