数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AS3953 数据表(PDF) 16 Page - ams-OSRAM AG

部件名 AS3953
功能描述  14443 High Speed Passive Tag Interface
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMSOSRAM [ams-OSRAM AG]
网页  https://ams-osram.com/
标志 AMSOSRAM - ams-OSRAM AG

AS3953 数据表(HTML) 16 Page - ams-OSRAM AG

Back Button AS3953 Datasheet HTML 12Page - ams-OSRAM AG AS3953 Datasheet HTML 13Page - ams-OSRAM AG AS3953 Datasheet HTML 14Page - ams-OSRAM AG AS3953 Datasheet HTML 15Page - ams-OSRAM AG AS3953 Datasheet HTML 16Page - ams-OSRAM AG AS3953 Datasheet HTML 17Page - ams-OSRAM AG AS3953 Datasheet HTML 18Page - ams-OSRAM AG AS3953 Datasheet HTML 19Page - ams-OSRAM AG AS3953 Datasheet HTML 20Page - ams-OSRAM AG Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 71 page
background image
ams Datasheet
Page 15
[v1-05] 2019-Feb-15
Document Feedback
AS3953A − Detailed Description
ISO 14443A Framing Mode
When Framing mode is selected the PICC logic performs receive
and transmit framing according to the selected ISO 14443A bit
rate.
During reception it recognizes the SOF, EOF and data bits,
performs parity and CRC check, organizes the received data in
bytes and places them in the FIFO.
During transmit, it operates inversely, it takes bytes from FIFO,
generates parity and CRC bits, adds SOF and EOF and performs
data encoding.
Default bit rate in the Framing mode is fc/128 (~106 kbit/s).
Higher data rates may be configured by controller by writing
the Bit Rate Definition Register.
In order to respect the PCD-to-PICC frame delay according to
ISO14443-3 at data rate fc/128 bit the PICC logic synchronizes
the response to the beginning of the next response window,
but not earlier than window with n=9.
In this mode the EEPROM can be accessed via SPI when the RF
field is active.
ISO 14443A Level-4 Protocol Mode
When Level-4 Protocol mode is selected the PICC Logic
autonomously execute complete ISO 14443A Level-3
communication and certain commands of Level-4. This also
includes the anti-collision sequence during which the AS3953A
UID number is read by the PCD (7 bytes UID is supported), the
AS3953A is brought in the selected state (ISO14443-4) in which
data exchange between the AS3953A and the PCD can start. On
this level also a reading and writing of the AS3953A EEPROM is
possible.
In case the configuration bit irq_l4 is set an interrupt is
automatically sent to controller once the PICC Logic enters in
ACTIVE(*) state (after sending SAK on Cascade Level 2).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com