R5F566TFCDFB datasheet(6/151 Pages) RENESAS

6 / 151 page

R01DS0315EJ0130 Rev.1.30

Page 6 of 151

Oct 06, 2023

RX66T Group

1. Overview

Timers

Multifunction timer pulse

unit 3 (MTU3d)

 9 channels (16 bits × 9 channels)

 Maximum of 28 pulse-input/output and 3 pulse-input possible

 Select from among 14 counter-input clock signals for each channel (PCLKC/1, PCLKC/2,

PCLKC/4, PCLKC/8, PCLKC/16, PCLKC/32, PCLKC/64, PCLKC/256, PCLKC/1024,

MTCLKA, MTCLKB, MTCLKC, MTCLKD, MTIOC1A)

11 of the signals are available for channels 1, 3, 4, 12 are available for channel 2, and 10

are available for channel 5.

 43 output compare/input capture registers

 Counter clear operation (synchronous clearing by compare match/input capture)

 Simultaneous writing to multiple timer counters (TCNT)

 Simultaneous register input/output by synchronous counter operation

 Buffered operation

 Support for cascade-connected operation

 45 interrupt sources

 Automatic transfer of register data

 Pulse output mode

Toggle/PWM/complementary PWM/reset-synchronized PWM

 Complementary PWM output mode

Outputs non-overlapping waveforms for controlling 3-phase inverters

Automatic specification of dead times

PWM duty cycle: Selectable as any value from 0% to 100%

Delay can be applied to requests for A/D conversion.

Non-generation of interrupt requests at peak or trough values of counters can be

selected.

Double buffer configuration

 Reset synchronous PWM mode

Three phases of positive and negative PWM waveforms can be output with desired duty

cycles.

 Phase-counting mode: 16-bit mode (channels 1 and 2); 32-bit mode (channels 1 and 2)

 Counter functionality for dead-time compensation

 Generation of triggers for A/D converter conversion

The timing of the generation of requests to start A/D conversion can be monitored by an

external pin.

 A/D converter start triggers can be skipped

 Digital filter function for signals on the input capture and external counter clock pins

 Event linking by the ELC

 Internal peripheral bus clock: PCLKA

 Counter reference clock: PCLKC

 Frequency ratio: PCLKA to PCLKC = 1: N (N = 1 or 2)

Port output enable 3

(POE3B)

 Control of the high-impedance state of the MTU3/GPTW’s waveform output pins, and

control of switching to the general I/O port pin

 9 pins for input from signal sources: POE0, POE4, POE8, POE9, POE10, POE11,

POE12, POE13, POE14

 Initiation by detection of short-circuited outputs (detection of PWM outputs that have

become an active level simultaneously)

 Initiation by comparator detection/oscillation stop detection/software

 Additional programming of output control target pins is enabled

Table 1.1

Outline of Specifications (5/9)

Classification

Module/Function

Description

R5F566TFCDFB 数据表(PDF) 6 Page - Renesas Technology Corp

R5F566TFCDFB 数据表(HTML) 6 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载