数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

MK5027DIP 数据表(PDF) 11 Page - STMicroelectronics

部件名 MK5027DIP
功能描述  SS7 SIGNALLING LINK CONTROLLER
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

MK5027DIP 数据表(HTML) 11 Page - STMicroelectronics

Back Button MK5027DIP Datasheet HTML 7Page - STMicroelectronics MK5027DIP Datasheet HTML 8Page - STMicroelectronics MK5027DIP Datasheet HTML 9Page - STMicroelectronics MK5027DIP Datasheet HTML 10Page - STMicroelectronics MK5027DIP Datasheet HTML 11Page - STMicroelectronics MK5027DIP Datasheet HTML 12Page - STMicroelectronics MK5027DIP Datasheet HTML 13Page - STMicroelectronics MK5027DIP Datasheet HTML 14Page - STMicroelectronics MK5027DIP Datasheet HTML 15Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 19 page
background image
AC TIMING SPECIFICATIONS (Continued)
TA =0
°Cto 70 °C, VCC = +5V ±5 percent, unless otherwise specified.
No
Signal
Symbol
Parameter
Test
Conditions
Min.
Typ.
Max.
Units
13
RCLK
TRCT
RCLK period
140
ns
14
RCLK
TRCH
RCLK high time
63
ns
15
RCLK
TRCL
RCLK low time
63
ns
16
RCLK
TRCR
Rise time of RCLK
0
8
ns
17
RCLK
TRCF
Fall time of RCLK
0
8
ns
18
RD
TRDR
RD data rise time
0
8
ns
19
RD
TRDF
RD data fall time
0
8
ns
20
RD
TRDH
RD hold time after rising edge of
RCLK
5ns
21
RD
TRDS
RD setup time prior to rising edge of
RCLK
30
ns
22
A/DAL
TDOFF
Bus Master driver disable after rising
edge of HOLD
050
ns
23
A/DAL
TDON
Bus Master driver enable after falling
edge of HLDA
TSCT = 100ns
0
200
ns
24
HLDA
THHA
Delay to falling edge of HLDA from
falling edge of HOLD (Bus Master)
0ns
25
RESET
TRW
RESET pulse width
30
ns
26
A/DAL
TCYCLE
Read/write, address/data Cycle Time
TSCT = 100ns
600
ns
27
A
TXAS
Address setup time to falling edge
of ALE
100
ns
28
A
TXAH
Address hold time after the rising
edge of DAS
50
ns
29
DAL
TAS
Address setup time to falling edge
of ALE
75
ns
30
DAL
TAH
Address hold time after the falling
edge of ALE
20
ns
31
DAL
TRDAS
Data setup time to the falling edge
of DAS (Bus Master read)
55
ns
32
DAL
TRDAH
Data hold time after the rising edge
of DAS (bus master read)
0ns
33
DAL
TDDAS
Data setup time to the falling edge of
DAS (bus master write)
0ns
34
DAL
TWDS
Data setup time to the rising edge of
DAS (bus master write)
250
ns
35
DAL
TWDH
Data hold time to the rising edge of
DAS (bus slave write)
35
ns
36
DAL
TSRDH
Data hold time after the rising edge
of DAS (bus slave read)
TSCT = 100ns
0
35
ns
37
DAL
TSWDH
Data hold time after the rising edge
of DAS (bus slave write)
0ns
38
DAL
TSWDS
Data setup time to the falling edge of
DAS (bus slave write)
0ns
39
ALE
TALEW
ALE width high
110
ns
40
ALE
TDSW
Delay from rising edge od DAS to
the rising edge of ALE
70
ns
41
DAS
TDSW
DAS width low
200
ns
MK5027
11/19



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com