PSD211R datasheet(17/51 Pages) STMICROELECTRONICS

17 / 51 page

PSD211R Family

Figure 6. Port B Pin Structure

READ PIN

READ DATA

PORT B PIN

MCU

I/O

OUT

WRITE DATA

DFF

ENABLE

MUX

CSn

CONTROL

DIR

WRITE DIR

RESET

READ DIR

•

10.0

I/O Port

Functions

(Cont.)

10.3 Port B (PB0-PB7)

MCU I/O Mode

The default configuration of Port B is MCU I/O. In this mode, every pin can be set

(at run-time) as an input or output by writing to the respective pin’s direction flip-flop (DIR

FF, Figure 6). As an output, the pin level can be controlled by writing to the respective pin’s

data flip-flop (DFF, Figure 6). The Pin Register can be read to determine logic level of the

pin. The contents of the Pin Register indicate the true state of the PSD driving the pin

through the DFF or an external source driving the pin.

Chip Select Output

Alternatively, each bit of Port B can be configured to provide a chip-select output signal

from PAD B. PB0-PB7 can provide CS0-CS7, respectively. The functionality of these pins

is not limited to chip selects only; they can be used for generic combinatorial logic as well.

Each of the CS0-CS3 signals is comprised of four product terms, and each of the CS4-CS7

signals is comprised of two product terms.

The control registers of Port B are located in CSIOPORT space; see Table 5. Each pin of

Port B can be individually configured. The following table summarizes what the control

registers (in CSIOPORT space) for Port B do:

NOTE: 1. Default value is the value after reset.

Default

Value

0 Value

1 Value

(Note 1)

Port B Pin Register

Sampled logic level

at pin = ‘0’

at pin = ‘1’

Port B Direction Register

Pin is configured

as input

as output

Port B Data Register

Data in DFF = ‘0’

Data in DFF = ‘1’

PSD211R 数据表(PDF) 17 Page - STMicroelectronics

PSD211R 数据表(HTML) 17 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

数据表下载