数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TDA7572 数据表(PDF) 45 Page - STMicroelectronics

部件名 TDA7572
功能描述  200W mono bridge PWM amplifier with built-in step-up converter
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

TDA7572 数据表(HTML) 45 Page - STMicroelectronics

Back Button TDA7572 Datasheet HTML 41Page - STMicroelectronics TDA7572 Datasheet HTML 42Page - STMicroelectronics TDA7572 Datasheet HTML 43Page - STMicroelectronics TDA7572 Datasheet HTML 44Page - STMicroelectronics TDA7572 Datasheet HTML 45Page - STMicroelectronics TDA7572 Datasheet HTML 46Page - STMicroelectronics TDA7572 Datasheet HTML 47Page - STMicroelectronics TDA7572 Datasheet HTML 48Page - STMicroelectronics TDA7572 Datasheet HTML 49Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 64 page
background image
TDA7572
DAC
45/64
In case of Fratio = "11" the configuration is still for full band. The input sample rate for this
case is 192kHz (Fs) and the first x4 interpolator has to be implemented off-line in the DSP.
For the first x2 interpolator could be used the precedent, for the second one should be used
the following:
Coefficients: -190, 1199,2047,…
To implement the first interpolator are necessary 28 memory access, 14 sum and14 MAC
(multiply with accumulation) at rate Fs. For the second one are, instead, enough 4 memory
access, 2 sum and 2 MAC at rate 2Fs. In the following schematic is reported the structure
for the two interpolator eventually to implement in the DSP.
Figure 8.
Two interpolator structure diagram
The I2S format is used to transfer audio samples:
Figure 9.
I2S format diagram
Where the WS is a clock at frequency Fs(48,96,192kHz) and discern which channel is
transferred, where the SCL is the interface clock at 64*Fs(3.07, 6.14, 12.29MHz). The SDA
are the bit transferred, 32 for each channel. Only the first 18 bits are taken into account and
only one channel. The Control register bit L/R selects the channel amplified.
The internal clock used to clock the DAC logic is obtained from the PLL that lock to the I2S
clock present on pin SCL. In order to work the PLL needs a RC series network connected to
pin PLL/INLEVEL0 (pin 44). Optimal value are C=100nF, R=33Ohm with in parallel an 1.8pF
capacitance
Oversampling
Increasing word rate from 2Fs to 4Fs.
Filter
Type
Remez filter, half band
Taps, bit
7, 12
Attenuation
50db attenuation out of 0.77*(2Fs)
Coefficients It is an Half-Band filter then we have only 3
coefficients (see following)
RAM
32x18bit
REG
18
bit
18
bit
19
bit
12
bit
30
bit
ROM
16x12bit
34
bit
AC00020
AC00021
WS
SCL
SDA
MSB
LSB
MSB
RIGHT
LEFT
MSB
LSB



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com