 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
ST10R272LT1 数据表(PDF) 67 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST10R272LT1 数据表(HTML) 67 Page - STMicroelectronics |
|
|
67 / 77 page  67/77 ST10R272L - ELECTRICAL CHARACTERISTICS 1 Cycle as programmed, including MCTC waitstates (Example shows 0 MCTC WS). 2 The leading edge of the respective command depends on RW-delay. 3READY (or READY) sampled HIGH (resp. LOW) at this sampling point generates a READY controlled waitstate, READY (resp. READY) sampled LOW (resp. HIGH) at this sampling point terminates the currently running bus cycle. 4READY (resp. READY) may be deactivated in response to the trailing (rising) edge of the corresponding command (RD or WR). 5 If the Asynchronous READY (or READY) signal does not fulfill the indicated setup and hold times with respect to CLKOUT (e.g. because CLKOUT is not enabled), it must fulfill t 37 in order to be safely synchronized. This is guaranteed, if READY is removed in response to the command (see Note 4)). Figure 24 CLKOUT and READY/READY Sync READY t35 t36 t35 t36 Async READY t58 t59 t58 t59 t37 3) 3) 5) t60 4) see 6) 3) 3) CLKOUT ALE t30 t34 Sync READY t35 t36 t35 t36 Async READY t58 t59 t58 t59 waitstate READY MUX/Tristate 6) t32 t33 t29 Running cycle 1) t31 t37 3) 3) 5) Command RD, WR t60 4) 2) 7) 3) 3) 1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
